Electronics 1: cram pack

Formula sheets, the key method steps for every topic and 14 practice problems, with full solutions at the back.

New problemsBack to the course

In the print window, choose “Save as PDF” to keep a copy on your device.

1Formulas and methods

Diodes & transistors

Diode (constant drop)
VD = 0.7 V when conducting
Active region
VBE = 0.7 V, IC = β·IB, IE = (β + 1)·IB
Fixed bias
IB = (VCC − 0.7)/RB
Divider bias
IB = (VTH − 0.7)/(RTH + (β + 1)RE)
Thévenin of the divider
VTH = VCC·R2/(R1 + R2), RTH = R1∥R2
Collector loop
VCE = VCC − ICRC − IERE
Saturation
IC(sat) = (VCC − VCE(sat))/RC, IB ≥ IC(sat)/β

Op-amp circuits

Inverting amplifier
Vout = −(Rf/Rin)·Vin
Non-inverting amplifier
Vout = (1 + Rf/R1)·Vin
Summing amplifier
Vout = −Rf(V1/R1 + V2/R2)
Ideal op-amp
V+ = V−, Iin = 0

RC & RL transients

Time constant
τ = RC | τ = L/R
Response
x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ
Capacitor at DC
open circuit; vC cannot jump
Inductor at DC
short circuit; iL cannot jump
Settled
t ≈ 5τ

Method

  1. Find the initial value just after switching: a capacitor voltage and an inductor current cannot jump.
  2. Find the final value long after switching: a capacitor acts as an open circuit, an inductor as a short circuit.
  3. Find the time constant: τ = RC or τ = L/R, using the resistance seen by the capacitor or inductor.
  4. Use x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ.

Series & parallel resistors

Resistors in series
Req = R1 + R2 + …
Resistors in parallel
1/Req = 1/R1 + 1/R2 + …
Two in parallel
Req = R1R2 / (R1 + R2)
Ohm's law
V = I·R
Power
P = V·I = I²R = V²/R

Method

  1. Start at the end of the network furthest from the terminals.
  2. Combine resistors in series by adding them, and resistors in parallel with 1/R = 1/R₁ + 1/R₂ + …
  3. Redraw the circuit after each step.
  4. Repeat until one resistor is left between the terminals.

DC-DC converters

Buck
Vo = D·Vin
Boost
Vo = Vin/(1 − D)
Inverting buck-boost
|Vo| = Vin·D/(1 − D)
Ideal power balance
VinIin = VoIo
Inductor ripple
ΔIL = VL,on·D/(L·f); buck Vin − Vo, boost and buck-boost Vin
Average inductor current
buck Io; boost and buck-boost Io/(1 − D)
Output ripple
buck ΔIL/(8fC); boost and buck-boost Io·D/(fC)
CCM boundary
buck (1 − D)R/(2f); boost D(1 − D)²R/(2f); buck-boost (1 − D)²R/(2f)

Method

  1. Identify the converter (buck, boost or buck-boost) and the duty cycle D from the voltage ratio.
  2. Use volt-second balance on the inductor: the average inductor voltage over a period is zero.
  3. Find the inductor voltage while the switch is on, then ΔIL = VL·D/(L·f).
  4. For the output ripple, find the charge that flows in and out of the capacitor; for the CCM boundary, set the average inductor current equal to ΔIL/2.

Wheatstone bridge & strain gauges

Divider voltages
Va = VsR2/(R1 + R2), Vb = VsR4/(R3 + R4)
Output
Vab = Va − Vb
Balance
R1/R2 = R3/R4
Slide-wire bridge
R/Rx = l/(100 − l)
Thévenin resistance
Rth = R1∥R2 + R3∥R4
Gauge factor
ΔR/R = GF·ε
Bridge output
quarter Vs·GF·ε/4, half Vs·GF·ε/2, full Vs·GF·ε
Small change, one arm
Vab ≈ Vs·ΔR/(4R)
Stress
σ = E·ε

Method

  1. Treat the bridge as two voltage dividers across the same supply.
  2. For balance, set R₁/R₂ = R₃/R₄ and solve for the unknown resistor.
  3. For an unbalanced bridge, find Va and Vb from the dividers and subtract; use the Thévenin equivalent when a meter loads the output.
  4. For strain gauges, convert strain to ΔR/R = GF·ε and use Vs·GF·ε/4, /2 or ×1 for a quarter, half or full bridge.

Digital logic: gates, K-maps & flip-flops

Basic gates
A·B, A + B, A′, (A·B)′, (A + B)′, A ⊕ B
Boolean rules
X + X′ = 1, X·X′ = 0, X + XY = X, XY + XY′ = X
De Morgan
(X·Y)′ = X′ + Y′, (X + Y)′ = X′·Y′
Karnaugh map order
00, 01, 11, 10 (Gray code)
Group of 2ᵏ cells
loses k variables
4-to-1 multiplexer
F = A′B′I0 + A′BI1 + AB′I2 + ABI3
Flip-flops
D: Q⁺ = D, T: Q⁺ = T ⊕ Q, JK: Q⁺ = JQ′ + K′Q
Counters
n-bit: 2ⁿ states; mod-N: smallest n with 2ⁿ ≥ N; fout = fclk/N
Ripple counter
fmax = 1/(n·tpd)
Ring and Johnson counters
n and 2n states

Method

  1. For a circuit, work from the inputs to the output one gate at a time and write the value on every wire, or write its expression and fill in the truth table.
  2. For simplification, put the 1s (and the don’t-cares as X) into a Karnaugh map with Gray-code rows and columns: 00, 01, 11, 10.
  3. Cover the 1s with as few and as large groups of 1, 2, 4, 8 or 16 cells as possible, wrapping round the edges; each group is one product term made of the variables that stay constant. Group the 0s for the POS form.
  4. For flip-flops and counters, read the inputs at each active clock edge, write the state after every edge, and remember that an n-bit counter wraps round after 2ⁿ states.

2Practice problems

1.Diodes & transistorsMedium
RC​ = 4.7 kΩβ = 100RE​ = 1 kΩVCC​ = 18 VR1​ = 68 kΩR2​ = 8.2 kΩ

An NPN transistor with β = 100 has voltage-divider bias from VCC = 18 V: R₁ = 68 kΩ from VCC to the base and R₂ = 8.2 kΩ from the base to ground. The collector resistor is RC = 4.7 kΩ and the emitter resistor is RE = 1 kΩ. Take VBE = 0.7 V and use the Thévenin equivalent of the divider (do not neglect the base current). Find the collector–emitter voltage VCE.

VCC = 18 VR1 = 68 kΩR2 = 8.2 kΩRC = 4.7 kΩRE = 1 kΩβ = 100
VCE = V
2.Diodes & transistorsHard
+−≤ 21 V270 Ω5.1 V

A 5.1 V Zener regulator has a 270 Ω series resistor. The input can rise to 21 V, and the load may be disconnected. Find the largest power PZ,max the Zener must dissipate.

Vin,max = 21 VVZ = 5.1 VR = 270 Ω
PZ,max = mW
3.Op-amp circuitsMedium
−+Vout​Rf​ = 100 kΩR1​ = 10 kΩVin​

The op-amp is ideal and runs from ±15 V supplies; its output saturates at ±12 V. The non-inverting amplifier is driven by a sine wave. Find the largest input amplitude Vin,max (peak value) for which the output does not clip.

R1 = 10 kΩRf = 100 kΩVsat = ±12 V
Vin,max = V
4.Op-amp circuitsHard
−+Vout​Rf​ = 4.7 kΩV1​ = −0.3 VR1​ = 100 kΩV2​ = 0.5 VR2​ = 2 kΩ

The summing amplifier uses an ideal op-amp with ±15 V supplies. Find the output voltage Vout.

V1 = −0.3 VV2 = 0.5 VR1 = 100 kΩR2 = 2 kΩRf = 4.7 kΩ
Vout = V
5.RC & RL transientsMedium
R = 33 Ωt = 0L150 mHi(t)

The inductor carries a steady current of 2.5 A. At t = 0 the switch closes the loop through R and the source is removed, so the inductor current decays through R. Find the voltage vR across R at t = 10 ms.

i(0) = 2.5 AR = 33 ΩL = 150 mHt = 10 ms
vR = V
6.RC & RL transientsHard
+−Vs​24 Vt = 0R = 2.2 kΩC22 µF+−vC​vC​(0) = 10 V

Just before the switch closes at t = 0, the capacitor holds 10 V with the polarity shown. How long does it take for vC to reach 14.2 V? Find t.

Vs = 24 VR = 2.2 kΩC = 22 µFvC(0) = 10 V
t = ms
7.Series & parallel resistorsMedium
R1​ = 12 ΩR3​ = 5 Ω+−V1​12 VR2​3 ΩIR2​AR4​12 ΩB

Find the current IR2 through R2.

V1 = 12 VR1 = 12 ΩR2 = 3 ΩR3 = 5 ΩR4 = 12 Ω
IR2 = A
8.Series & parallel resistorsHard
R1​ = 6 ΩIR1​R3​ = 3 ΩR5​ = 6 Ω+−V1​10 VR2​6 ΩAR4​20 ΩBR6​8 Ω

Find the current IR1 delivered by the source, which flows through R1.

V1 = 10 VR1 = 6 ΩR2 = 6 ΩR3 = 3 ΩR4 = 20 ΩR5 = 6 ΩR6 = 8 Ω
IR1 = A
9.DC-DC convertersMedium
+−12 VLSCR = 15 Ω+−16 V

An ideal boost converter turns 12 V into 16 V for a 15 Ω load. Find the average inductor current IL.

Vin​ = 12 VVo​ = 16 VR = 15 Ω
IL = A
10.DC-DC convertersHard
+−48 VSL = 47 µHC = ?R+−14.4 V

A buck converter turns 48 V into 14.4 V at 250 kHz with L = 47 µH. Find the output capacitance C that limits the peak-to-peak output ripple to 100 mV.

Vin​ = 48 VVo​ = 14.4 Vf = 250 kHzL = 47 µHΔVo = 100 mV
C = µF
11.Wheatstone bridge & strain gaugesMedium
+−6 V300 Ω300 Ω300 Ω300 Ωab+−

A 300 Ω strain gauge is one arm (R₂) of a bridge with four equal 300 Ω arms and an excitation of 6 V. Find the power Pg dissipated in the gauge, in mW. Self-heating limits the excitation.

Vs = 6 VR = 300 Ω
Pg = mW
12.Wheatstone bridge & strain gaugesHard
+−5 V1000 Ω1000 Ω + ΔR1000 Ω1000 Ωab+−3.938 mV

A strain gauge (GF = 2.1) on a member with E = 70 GPa forms a quarter bridge excited with 5 V. The output reads 3.938 mV. Find the axial stress σ in MPa.

Vs = 5 VGF = 2.1Vo = 3.938 mVE = 70 GPa
σ = MPa
13.Digital logic: gates, K-maps & flip-flopsMedium
ABC000111100101324576

Simplify F = ABC′ + BC′ + A′BC to its minimal sum-of-products form. How many literals L does the simplified expression contain?

F = ABC′ + BC′ + A′BC
L =
14.Digital logic: gates, K-maps & flip-flopsHard
ABCD0001111000011110X01103120415X7X6012013015014X819011010

For F(A, B, C, D) = Σm(1, 2, 5, 9) + d(0, 6, 7, 8), where d marks the don't-care conditions, find the number N of essential prime implicants.

F(A, B, C, D) = Σm(1, 2, 5, 9) + d(0, 6, 7, 8)
N =

3Solutions

1.Diodes & transistors

Answer: VCE = 11.48 V

BJT bias point: in the active region VBE = 0.7 V, IC = β·IB and IE = (β + 1)·IB. Find IB from the base loop with KVL, then IC, then VCE from the collector–emitter loop. A voltage divider at the base is replaced by its Thévenin equivalent VTH = VCC·R₂/(R₁ + R₂), RTH = R₁∥R₂; an emitter resistor appears (β + 1) times larger in the base loop.

Thévenin equivalent of the divider

VTH = 18·8.2/(68 + 8.2) = 1.937 V
RTH = 68·8.2/(68 + 8.2) = 7.318 kΩ

Base current

KVL around the base loop; the emitter current is (β + 1)·IB.

IB = (1.937 − 0.7)/(7.318 + 101·1) = 11.42 µA

Collector current

IC = 100·11.42 µA = 1.142 mA
IE = 101·11.42 µA = 1.153 mA

Collector–emitter voltage

VCE = 18 − 1.142·4.7 − 1.153·1 = 11.48 V

Answer

VCE = 11.48 V
2.Diodes & transistors

Answer: PZ,max = 300.3 mW

Zener regulator: a reverse-biased Zener diode holds its voltage VZ while its current stays above a minimum IZ,min. The series resistor R takes the difference between input and output: IR = (Vin − VZ)/R. That current splits between the load, IL = VZ/RL, and the Zener: IZ = IR − IL. Design for the worst cases: the lowest input with the largest load must still leave IZ,min, and the highest input with no load gives the largest Zener power PZ = VZ·IZ.

Worst-case Zener current

IZ = 15.9/270 = 58.89 mA

Zener power

PZ = 5.1·58.89 = 300.3 mW

Answer

PZ,max = 300.3 mW
3.Op-amp circuits

Answer: Vin,max = 1.091 V

Ideal op-amp rules: with negative feedback, the op-amp drives its output so that its two inputs sit at the same voltage (V₋ = V₊), and no current flows into either input. Writing KCL at the inverting input with these two facts gives the output.

Gain

Av = 1 + Rf/R1 = 1 + 100/10 = 11

Largest input before clipping

Vin,max = Vsat/|Av| = 12/11 = 1.091 V

Answer

Vin,max = 1.091 V
4.Op-amp circuits

Answer: Vout = −1.161 V

Ideal op-amp rules: with negative feedback, the op-amp drives its output so that its two inputs sit at the same voltage (V₋ = V₊), and no current flows into either input. Writing KCL at the inverting input with these two facts gives the output.

Input currents

V₋ = 0, so each input resistor has its full input voltage across it.

I1 = V1/R1 = −0.3/100 = −0.003 mA
I2 = V2/R2 = 0.5/2 = 0.25 mA
If = I1 + I2 = 0.247 mA

Output voltage

Vout = −Rf·If = −4.7·0.247 = −1.161 V

Answer

Vout = −1.161 V
5.RC & RL transients

Answer: vR = 9.141 V

First-order transients: in a circuit with one capacitor or one inductor, every voltage and current moves exponentially from its initial value to its final value: x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ, with τ = RC or τ = L/R. After about 5τ the circuit has settled.

Time constant

τ = L/R = 150 mH / 33 Ω = 4.545 ms

Decay of the current

i(t) = 2.5·e−10/4.545 = 0.277 A
vR = R·i = 33·0.277 = 9.141 V

Answer

vR = 9.141 V
6.RC & RL transients

Answer: t = 17.26 ms

First-order transients: in a circuit with one capacitor or one inductor, every voltage and current moves exponentially from its initial value to its final value: x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ, with τ = RC or τ = L/R. After about 5τ the circuit has settled.

Initial value, final value, time constant

The capacitor voltage cannot jump, so it starts at its stored value and heads for the source voltage.

vC(0) = 10 V, vC(∞) = Vs = 24 V
τ = R·C = 2.2 kΩ · 22 µF = 48.4 ms
vC(t) = 24 + (10 − 24)·e−t/τ

Solve for the time

14.2 = 24 + (−14)·e−t/τ → e−t/τ = (14.2 − 24)/(10 − 24) = 0.7
t = τ·ln((10 − 24)/(14.2 − 24)) = 48.4·ln(1.429) = 17.26 ms

Answer

t = 17.26 ms
7.Series & parallel resistors

Answer: IR2 = 0.701 A

Series and parallel resistors: in series the same current flows through each resistor and R = R₁ + R₂ + …. In parallel each resistor has the same voltage and 1/R = 1/R₁ + 1/R₂ + …. A ladder network is reduced one pair at a time until a single equivalent resistance remains.

R1​ = 12 ΩR3​ = 5 Ω+−V1​12 VR2​3 ΩAR4​12 ΩB

Combine resistors from the far end

Start at the end farthest from the source and work back towards it. Resistors carrying the same current are in series; resistors across the same two nodes are in parallel.

R3 + R4 = 5 + 12 = 17 Ω
R2 ∥ 17 = 3·17/(3+17) = 2.55 Ω
Req = R1 + 2.55 = 12 + 2.55 = 14.55 Ω

Current from the source

The source sees only Req, so Ohm’s law gives the current it delivers. That current flows through R₁.

IR1 = V1/Req = 12/14.55 = 0.8247 A

Current through R₂

Subtract the drop across R₁ to get the voltage at node A, which is the voltage across R₂.

VA = V1 − IR1·R1 = 12 − 0.8247·12 = 2.103 V
IR2 = VA/R2 = 2.103/3 = 0.701 A

Answer

IR2 = 0.701 A
8.Series & parallel resistors

Answer: IR1 = 1.009 A

Series and parallel resistors: in series the same current flows through each resistor and R = R₁ + R₂ + …. In parallel each resistor has the same voltage and 1/R = 1/R₁ + 1/R₂ + …. A ladder network is reduced one pair at a time until a single equivalent resistance remains.

R1​ = 6 ΩR3​ = 3 ΩR5​ = 6 Ω+−V1​10 VR2​6 ΩAR4​20 ΩBR6​8 Ω

Combine resistors from the far end

Start at the end farthest from the source and work back towards it. Resistors carrying the same current are in series; resistors across the same two nodes are in parallel.

R5 + R6 = 6 + 8 = 14 Ω
R4 ∥ 14 = 8.235 Ω
R3 + 8.235 = 11.24 Ω
R2 ∥ 11.24 = 3.911 Ω
Req = R1 + 3.911 = 6 + 3.911 = 9.911 Ω

Current from the source

The source sees only Req, so Ohm’s law gives the current it delivers. That current flows through R₁.

IR1 = V1/Req = 10/9.911 = 1.009 A

Answer

IR1 = 1.009 A
9.DC-DC converters

Answer: IL = 1.422 A

DC-DC converters: a switch S turns on for the fraction D of each period T = 1/f. In steady state the average inductor voltage is zero (volt-second balance), which gives the ideal conversion ratios in continuous conduction: buck Vo = D·Vin, boost Vo = Vin/(1 − D), inverting buck-boost |Vo| = Vin·D/(1 − D). An ideal converter keeps the power: Vin·Iin = Vo·Io. While S is on the inductor current rises by ΔIL = VL·D·T/L, with VL = Vin − Vo for the buck and Vin for the boost and buck-boost. The output ripple is ΔVo = ΔIL/(8fC) for the buck and Io·D/(fC) for the boost and buck-boost. The inductor current just touches zero (the CCM boundary) when the average inductor current equals ΔIL/2.

Duty cycle

D = 1 − 12/16 = 0.25

Load current

Io = 16/15 = 1.067 A

Inductor current

IL = Io/(1 − D) = 1.067/0.75 = 1.422 A

Answer

IL = 1.422 A
10.DC-DC converters

Answer: C = 4.289 µF

DC-DC converters: a switch S turns on for the fraction D of each period T = 1/f. In steady state the average inductor voltage is zero (volt-second balance), which gives the ideal conversion ratios in continuous conduction: buck Vo = D·Vin, boost Vo = Vin/(1 − D), inverting buck-boost |Vo| = Vin·D/(1 − D). An ideal converter keeps the power: Vin·Iin = Vo·Io. While S is on the inductor current rises by ΔIL = VL·D·T/L, with VL = Vin − Vo for the buck and Vin for the boost and buck-boost. The output ripple is ΔVo = ΔIL/(8fC) for the buck and Io·D/(fC) for the boost and buck-boost. The inductor current just touches zero (the CCM boundary) when the average inductor current equals ΔIL/2.

Duty cycle

D = 14.4/48 = 0.3

Inductor ripple current

ΔIL = (48 − 14.4)·0.3/(47·10⁻⁶·250·10³) = 0.8579 A

Capacitance

C = 0.8579/(8·250·10³·100·10⁻³) = 4.289 µF

Answer

C = 4.289 µF
11.Wheatstone bridge & strain gauges

Answer: Pg = 30 mW

Wheatstone bridge: two voltage dividers share one supply Vs. The left divider R1–R2 gives Va = Vs·R2/(R1 + R2) and the right divider R3–R4 gives Vb = Vs·R4/(R3 + R4); the output is Vab = Va − Vb. The bridge is balanced (Vab = 0, no current in the meter) when R1/R2 = R3/R4, that is R1·R4 = R2·R3. Seen from the output, the bridge is a Thévenin source with Rth = R1∥R2 + R3∥R4.

Voltage across the gauge

V = 6/2 = 3 V

Power

Pg = 3²/300 = 30 mW

Answer

Pg = 30 mW
12.Wheatstone bridge & strain gauges

Answer: σ = 105 MPa

Strain gauges: a gauge changes its resistance with strain: ΔR/R = GF·ε, where the gauge factor GF is about 2 for metal foil. In a bridge with all arms equal to R, one active gauge (quarter bridge) gives Vo ≈ Vs·GF·ε/4. Two active gauges with opposite strains in adjacent arms (half bridge) give Vs·GF·ε/2, and four (full bridge) give Vs·GF·ε. Stress follows from Hooke’s law, σ = E·ε. Load cells state their sensitivity in mV/V: the output at full load per volt of excitation.

Strain

ε = 4·0.003938/(5·2.1) = 0.0015

Stress

σ = 70·10³ MPa·0.0015 = 105 MPa

Answer

σ = 105 MPa
13.Digital logic: gates, K-maps & flip-flops

Answer: L = 4

Boolean algebra: the rules that simplify expressions are X + X′ = 1 and X·X′ = 0, X + X = X, absorption X + X·Y = X, the combining rule X·Y + X·Y′ = X, X + X′Y = X + Y and the consensus theorem XY + X′Z + YZ = XY + X′Z. De Morgan's laws turn (X·Y)′ into X′ + Y′ and (X + Y)′ into X′·Y′. A Karnaugh map applies these rules graphically: every group of two neighbouring cells is one use of XY + XY′ = X.

Minterms of the expression

ABC′ → m(6)
BC′ → m(2, 6)
A′BC → m(3)
ABC00011110010001131204050716

Group and read off

F = BC′ + A′B

Count the literals

L = 4

Answer

L = 4
14.Digital logic: gates, K-maps & flip-flops

Answer: N = 1

Karnaugh maps: the cells are ordered in Gray code (00, 01, 11, 10), so neighbouring cells, including the ones across the edges, differ in exactly one variable. Group the 1s in rectangles of 1, 2, 4, 8 or 16 cells, as large as possible and as few as possible, until every 1 is covered. Each group is one product term: the variables that stay constant inside it. A group of 2ᵏ cells loses k variables. Don't-cares (X) may be used to make groups bigger but never have to be covered. Grouping the 0s instead gives the minimal POS form.

Prime implicants

The largest groups that can be formed from 1s and Xs.

B′C′, A′C′D, A′CD′, A′B′D′, A′BD
ABCD0001111000011110X01103120415X7X6012013015014X819011010

Essential prime implicants

B′C′
N = 1

Answer

N = 1

ExamProblems · examproblems.com/courses/electronics-1