Electronics 1: cram pack

Formula sheets, the key method steps for every topic and 14 practice problems, with full solutions at the back.

New problemsBack to the course

In the print window, choose “Save as PDF” to keep a copy on your device.

1Formulas and methods

Diodes & transistors

Diode (constant drop)
VD = 0.7 V when conducting
Active region
VBE = 0.7 V, IC = β·IB, IE = (β + 1)·IB
Fixed bias
IB = (VCC − 0.7)/RB
Divider bias
IB = (VTH − 0.7)/(RTH + (β + 1)RE)
Thévenin of the divider
VTH = VCC·R2/(R1 + R2), RTH = R1∥R2
Collector loop
VCE = VCC − ICRC − IERE
Saturation
IC(sat) = (VCC − VCE(sat))/RC, IB ≥ IC(sat)/β

Op-amp circuits

Inverting amplifier
Vout = −(Rf/Rin)·Vin
Non-inverting amplifier
Vout = (1 + Rf/R1)·Vin
Summing amplifier
Vout = −Rf(V1/R1 + V2/R2)
Ideal op-amp
V+ = V−, Iin = 0

RC & RL transients

Time constant
τ = RC | τ = L/R
Response
x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ
Capacitor at DC
open circuit; vC cannot jump
Inductor at DC
short circuit; iL cannot jump
Settled
t ≈ 5τ

Method

  1. Find the initial value just after switching: a capacitor voltage and an inductor current cannot jump.
  2. Find the final value long after switching: a capacitor acts as an open circuit, an inductor as a short circuit.
  3. Find the time constant: τ = RC or τ = L/R, using the resistance seen by the capacitor or inductor.
  4. Use x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ.

Series & parallel resistors

Resistors in series
Req = R1 + R2 + …
Resistors in parallel
1/Req = 1/R1 + 1/R2 + …
Two in parallel
Req = R1R2 / (R1 + R2)
Ohm's law
V = I·R
Power
P = V·I = I²R = V²/R

Method

  1. Start at the end of the network furthest from the terminals.
  2. Combine resistors in series by adding them, and resistors in parallel with 1/R = 1/R₁ + 1/R₂ + …
  3. Redraw the circuit after each step.
  4. Repeat until one resistor is left between the terminals.

DC-DC converters

Buck
Vo = D·Vin
Boost
Vo = Vin/(1 − D)
Inverting buck-boost
|Vo| = Vin·D/(1 − D)
Ideal power balance
VinIin = VoIo
Inductor ripple
ΔIL = VL,on·D/(L·f); buck Vin − Vo, boost and buck-boost Vin
Average inductor current
buck Io; boost and buck-boost Io/(1 − D)
Output ripple
buck ΔIL/(8fC); boost and buck-boost Io·D/(fC)
CCM boundary
buck (1 − D)R/(2f); boost D(1 − D)²R/(2f); buck-boost (1 − D)²R/(2f)

Method

  1. Identify the converter (buck, boost or buck-boost) and the duty cycle D from the voltage ratio.
  2. Use volt-second balance on the inductor: the average inductor voltage over a period is zero.
  3. Find the inductor voltage while the switch is on, then ΔIL = VL·D/(L·f).
  4. For the output ripple, find the charge that flows in and out of the capacitor; for the CCM boundary, set the average inductor current equal to ΔIL/2.

Wheatstone bridge & strain gauges

Divider voltages
Va = VsR2/(R1 + R2), Vb = VsR4/(R3 + R4)
Output
Vab = Va − Vb
Balance
R1/R2 = R3/R4
Slide-wire bridge
R/Rx = l/(100 − l)
Thévenin resistance
Rth = R1∥R2 + R3∥R4
Gauge factor
ΔR/R = GF·ε
Bridge output
quarter Vs·GF·ε/4, half Vs·GF·ε/2, full Vs·GF·ε
Small change, one arm
Vab ≈ Vs·ΔR/(4R)
Stress
σ = E·ε

Method

  1. Treat the bridge as two voltage dividers across the same supply.
  2. For balance, set R₁/R₂ = R₃/R₄ and solve for the unknown resistor.
  3. For an unbalanced bridge, find Va and Vb from the dividers and subtract; use the Thévenin equivalent when a meter loads the output.
  4. For strain gauges, convert strain to ΔR/R = GF·ε and use Vs·GF·ε/4, /2 or ×1 for a quarter, half or full bridge.

Digital logic: gates, K-maps & flip-flops

Basic gates
A·B, A + B, A′, (A·B)′, (A + B)′, A ⊕ B
Boolean rules
X + X′ = 1, X·X′ = 0, X + XY = X, XY + XY′ = X
De Morgan
(X·Y)′ = X′ + Y′, (X + Y)′ = X′·Y′
Karnaugh map order
00, 01, 11, 10 (Gray code)
Group of 2ᵏ cells
loses k variables
4-to-1 multiplexer
F = A′B′I0 + A′BI1 + AB′I2 + ABI3
Flip-flops
D: Q⁺ = D, T: Q⁺ = T ⊕ Q, JK: Q⁺ = JQ′ + K′Q
Counters
n-bit: 2ⁿ states; mod-N: smallest n with 2ⁿ ≥ N; fout = fclk/N
Ripple counter
fmax = 1/(n·tpd)
Ring and Johnson counters
n and 2n states

Method

  1. For a circuit, work from the inputs to the output one gate at a time and write the value on every wire, or write its expression and fill in the truth table.
  2. For simplification, put the 1s (and the don’t-cares as X) into a Karnaugh map with Gray-code rows and columns: 00, 01, 11, 10.
  3. Cover the 1s with as few and as large groups of 1, 2, 4, 8 or 16 cells as possible, wrapping round the edges; each group is one product term made of the variables that stay constant. Group the 0s for the POS form.
  4. For flip-flops and counters, read the inputs at each active clock edge, write the state after every edge, and remember that an n-bit counter wraps round after 2ⁿ states.

2Practice problems

1.Diodes & transistorsMedium
+−24 VR = ?2 × 3.2 V25 mA

2 blue LEDs (forward voltage 3.2 V each) are connected in series with a resistor to a 24 V supply. Find the resistance R that sets the current to 25 mA.

Vs = 24 VVF = 3.2 Vn = 2I = 25 mA
R = Ω
2.Diodes & transistorsHard
+−≤ 24 V270 Ω12 V

A 12 V Zener regulator has a 270 Ω series resistor. The input can rise to 24 V, and the load may be disconnected. Find the largest power PZ,max the Zener must dissipate.

Vin,max = 24 VVZ = 12 VR = 270 Ω
PZ,max = mW
3.Op-amp circuitsMedium
−+Vout​R2​ = 10 kΩV1​ = 1.4 VR1​ = 22 kΩV2​ = 1.9 VR3​ = 22 kΩR4​ = 10 kΩ

The difference amplifier uses an ideal op-amp with ±15 V supplies, with R3 = R1 and R4 = R2. Find the output voltage Vout.

V1 = 1.4 VV2 = 1.9 VR1 = R3 = 22 kΩR2 = R4 = 10 kΩ
Vout = V
4.Op-amp circuitsHard
−+Vout​R2​ = 22 kΩV1​ = −0.6 VR1​ = 4.7 kΩV2​ = 0.1 VR3​ = 100 kΩR4​ = 47 kΩ

The op-amp is ideal and runs from ±15 V supplies. The resistor ratios are not matched. Find the output voltage Vout.

V1 = −0.6 VV2 = 0.1 VR1 = 4.7 kΩR2 = 22 kΩR3 = 100 kΩR4 = 47 kΩ
Vout = V
5.RC & RL transientsMedium
+−Vs​6 Vt = 0R = 15 ΩL10 mHi(t)

The inductor carries no current before the switch closes at t = 0. How long after the switch closes does the current reach 50% of its final value? Find t.

Vs = 6 VR = 15 ΩL = 10 mH
t = ms
6.RC & RL transientsHard
+−Vs​20 Vt = 0R = 10 kΩC68 µF+−vC​vC​(0) = 18 V

Just before the switch closes at t = 0, the capacitor holds 18 V with the polarity shown. How long does it take for vC to reach 19.4 V? Find t.

Vs = 20 VR = 10 kΩC = 68 µFvC(0) = 18 V
t = ms
7.Series & parallel resistorsMedium
R1​ = 5 ΩR3​ = 15 Ω+−V1​18 VR2​5 ΩIR2​AR4​12 ΩB

Find the current IR2 through R2.

V1 = 18 VR1 = 5 ΩR2 = 5 ΩR3 = 15 ΩR4 = 12 Ω
IR2 = A
8.Series & parallel resistorsHard
R1​ = 15 ΩR3​ = 8 ΩR5​ = 4 Ω+−V1​5 VR2​30 ΩAR4​2 ΩBR6​8 Ω

Find the equivalent resistance Req seen by the source V1.

V1 = 5 VR1 = 15 ΩR2 = 30 ΩR3 = 8 ΩR4 = 2 ΩR5 = 4 ΩR6 = 8 Ω
Req = Ω
9.DC-DC convertersMedium
+−12 VLSCR = 5 Ω+−40 V

An ideal boost converter turns 12 V into 40 V for a 5 Ω load. Find the average inductor current IL.

Vin​ = 12 VVo​ = 40 VR = 5 Ω
IL = A
10.DC-DC convertersHard
tiL​Imax​IL​DTT2T

An ideal boost converter turns 15 V into 60 V for an 8 Ω load at 250 kHz. Find the smallest inductance Lcrit for continuous conduction.

Vin​ = 15 VVo​ = 60 Vf = 250 kHzR = 8 Ω
Lcrit = µH
11.Wheatstone bridge & strain gaugesMedium
+−2 V120 Ω120 Ω + ΔR120 Ω120 Ωab+−Vab​ = ?

A bridge has four 120 Ω arms and Vs = 2 V. The sensor R₂ increases by ΔR = 24 Ω. Find the exact output Vab in mV.

Vs = 2 VR = 120 ΩΔR = 24 Ω
Vab = mV
12.Wheatstone bridge & strain gaugesHard
+−3 V350 Ω − ΔR350 Ω + ΔR350 Ω + ΔR350 Ω − ΔRab+−Vo​ = ?

A bridge with 350 Ω arms is excited with 3 V and has four active gauges, two in tension and two in compression (full bridge). The gauge factor is 2 and the strain is 800 µε. Find the bridge output Vo in mV.

Vs = 3 VGF = 2ε = 800 µε
Vo = mV
13.Digital logic: gates, K-maps & flip-flopsMedium
ABC00011110011011130214050716

Use the Karnaugh map to find the minimal product-of-sums (POS) form of F(A, B, C) = Σm(0, 1, 3, 4, 6). How many sum terms (factors) N does it have?

F(A, B, C) = Σm(0, 1, 3, 4, 6)
N =
14.Digital logic: gates, K-maps & flip-flopsHard
ABCD000111100001111000011312X41507X6112X131150141809X11010

Find the minimal SOP form of F(A, B, C, D) = Σm(2, 3, 5, 8, 12, 15) + d(4, 6, 11, 13), where d marks the don't-care conditions. How many product terms N does it have?

F(A, B, C, D) = Σm(2, 3, 5, 8, 12, 15) + d(4, 6, 11, 13)
N =

3Solutions

1.Diodes & transistors

Answer: R = 704 Ω

LED and diode circuits: a forward-biased LED drops roughly its forward voltage VF (about 2 V for red, 3 V for blue or white), whatever the current. A series resistor sets the current: R = (Vs − n·VF)/I for n LEDs in series. With a more exact diode model V = V₀ + I·rd, the operating point is where the diode line meets the load line I = (Vs − V)/R, so I = (Vs − V₀)/(R + rd).

Voltage across the resistor

VR = 24 − 2·3.2 = 17.6 V

Resistance

R = 17.6/0.025 = 704 Ω

Answer

R = 704 Ω

The resistor dissipates 440 mW.

2.Diodes & transistors

Answer: PZ,max = 533.3 mW

Zener regulator: a reverse-biased Zener diode holds its voltage VZ while its current stays above a minimum IZ,min. The series resistor R takes the difference between input and output: IR = (Vin − VZ)/R. That current splits between the load, IL = VZ/RL, and the Zener: IZ = IR − IL. Design for the worst cases: the lowest input with the largest load must still leave IZ,min, and the highest input with no load gives the largest Zener power PZ = VZ·IZ.

Worst-case Zener current

IZ = 12/270 = 44.44 mA

Zener power

PZ = 12·44.44 = 533.3 mW

Answer

PZ,max = 533.3 mW
3.Op-amp circuits

Answer: Vout = 0.2273 V

Ideal op-amp rules: with negative feedback, the op-amp drives its output so that its two inputs sit at the same voltage (V₋ = V₊), and no current flows into either input. Writing KCL at the inverting input with these two facts gives the output.

Voltage at the inputs

R₃ and R₄ carry the same current, so they form a voltage divider; feedback makes V₋ = V₊.

V₊ = V2·R4/(R3 + R4) = 1.9·10/(22 + 10) = 0.5938 V
V₋ = V₊

KCL at the inverting input

(1.4 − 0.5938)/22 = (0.5938 − Vout)/10
Vout = (R2/R1)·(V2 − V1) = (10/22)·(1.9 − 1.4) = 0.2273 V

Answer

Vout = 0.2273 V
4.Op-amp circuits

Answer: Vout = 2.99 V

Ideal op-amp rules: with negative feedback, the op-amp drives its output so that its two inputs sit at the same voltage (V₋ = V₊), and no current flows into either input. Writing KCL at the inverting input with these two facts gives the output.

Voltage at the + input

V₊ = V2·R4/(R3 + R4) = 0.1·47/(100 + 47) = 0.03197 V

Superpose the two inputs

With V₂ = 0, V₁ sees an inverting amplifier. With V₁ = 0, V₊ is amplified by the non-inverting gain 1 + R₂/R₁.

Vout = −(22/4.7)·(−0.6) + (1 + 22/4.7)·0.03197 = 2.809 + 0.1816 = 2.99 V

Answer

Vout = 2.99 V
5.RC & RL transients

Answer: t = 0.4621 ms

First-order transients: in a circuit with one capacitor or one inductor, every voltage and current moves exponentially from its initial value to its final value: x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ, with τ = RC or τ = L/R. After about 5τ the circuit has settled.

Time constant and final current

Long after the switch closes the inductor behaves like a short circuit, so the final current is set by R alone.

τ = L/R = 10 mH / 15 Ω = 0.6667 ms
i(∞) = Vs/R = 6/15 = 0.4 A

Solve for the time

0.5 = 1 − e−t/τ → t = −τ·ln(1 − 0.5)
t = −0.6667·ln(0.5) = 0.4621 ms

Answer

t = 0.4621 ms
6.RC & RL transients

Answer: t = 818.7 ms

First-order transients: in a circuit with one capacitor or one inductor, every voltage and current moves exponentially from its initial value to its final value: x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ, with τ = RC or τ = L/R. After about 5τ the circuit has settled.

Initial value, final value, time constant

The capacitor voltage cannot jump, so it starts at its stored value and heads for the source voltage.

vC(0) = 18 V, vC(∞) = Vs = 20 V
τ = R·C = 10 kΩ · 68 µF = 680 ms
vC(t) = 20 + (18 − 20)·e−t/τ

Solve for the time

19.4 = 20 + (−2)·e−t/τ → e−t/τ = (19.4 − 20)/(18 − 20) = 0.3
t = τ·ln((18 − 20)/(19.4 − 20)) = 680·ln(3.333) = 818.7 ms

Answer

t = 818.7 ms
7.Series & parallel resistors

Answer: IR2 = 1.647 A

Series and parallel resistors: in series the same current flows through each resistor and R = R₁ + R₂ + …. In parallel each resistor has the same voltage and 1/R = 1/R₁ + 1/R₂ + …. A ladder network is reduced one pair at a time until a single equivalent resistance remains.

R1​ = 5 ΩR3​ = 15 Ω+−V1​18 VR2​5 ΩAR4​12 ΩB

Combine resistors from the far end

Start at the end farthest from the source and work back towards it. Resistors carrying the same current are in series; resistors across the same two nodes are in parallel.

R3 + R4 = 15 + 12 = 27 Ω
R2 ∥ 27 = 5·27/(5+27) = 4.219 Ω
Req = R1 + 4.219 = 5 + 4.219 = 9.219 Ω

Current from the source

The source sees only Req, so Ohm’s law gives the current it delivers. That current flows through R₁.

IR1 = V1/Req = 18/9.219 = 1.953 A

Current through R₂

Subtract the drop across R₁ to get the voltage at node A, which is the voltage across R₂.

VA = V1 − IR1·R1 = 18 − 1.953·5 = 8.237 V
IR2 = VA/R2 = 8.237/5 = 1.647 A

Answer

IR2 = 1.647 A
8.Series & parallel resistors

Answer: Req = 22.34 Ω

Series and parallel resistors: in series the same current flows through each resistor and R = R₁ + R₂ + …. In parallel each resistor has the same voltage and 1/R = 1/R₁ + 1/R₂ + …. A ladder network is reduced one pair at a time until a single equivalent resistance remains.

R1​ = 15 ΩR3​ = 8 ΩR5​ = 4 Ω+−V1​5 VR2​30 ΩAR4​2 ΩBR6​8 Ω

Combine resistors from the far end

Start at the end farthest from the source and work back towards it. Resistors carrying the same current are in series; resistors across the same two nodes are in parallel.

R5 + R6 = 4 + 8 = 12 Ω
R4 ∥ 12 = 1.714 Ω
R3 + 1.714 = 9.714 Ω
R2 ∥ 9.714 = 7.338 Ω
Req = R1 + 7.338 = 15 + 7.338 = 22.34 Ω

Answer

Req = 22.34 Ω
9.DC-DC converters

Answer: IL = 26.67 A

DC-DC converters: a switch S turns on for the fraction D of each period T = 1/f. In steady state the average inductor voltage is zero (volt-second balance), which gives the ideal conversion ratios in continuous conduction: buck Vo = D·Vin, boost Vo = Vin/(1 − D), inverting buck-boost |Vo| = Vin·D/(1 − D). An ideal converter keeps the power: Vin·Iin = Vo·Io. While S is on the inductor current rises by ΔIL = VL·D·T/L, with VL = Vin − Vo for the buck and Vin for the boost and buck-boost. The output ripple is ΔVo = ΔIL/(8fC) for the buck and Io·D/(fC) for the boost and buck-boost. The inductor current just touches zero (the CCM boundary) when the average inductor current equals ΔIL/2.

Duty cycle

D = 1 − 12/40 = 0.7

Load current

Io = 40/5 = 8 A

Inductor current

IL = Io/(1 − D) = 8/0.3 = 26.67 A

Answer

IL = 26.67 A
10.DC-DC converters

Answer: Lcrit = 0.75 µH

DC-DC converters: a switch S turns on for the fraction D of each period T = 1/f. In steady state the average inductor voltage is zero (volt-second balance), which gives the ideal conversion ratios in continuous conduction: buck Vo = D·Vin, boost Vo = Vin/(1 − D), inverting buck-boost |Vo| = Vin·D/(1 − D). An ideal converter keeps the power: Vin·Iin = Vo·Io. While S is on the inductor current rises by ΔIL = VL·D·T/L, with VL = Vin − Vo for the buck and Vin for the boost and buck-boost. The output ripple is ΔVo = ΔIL/(8fC) for the buck and Io·D/(fC) for the boost and buck-boost. The inductor current just touches zero (the CCM boundary) when the average inductor current equals ΔIL/2.

Duty cycle

D = 1 − 15/60 = 0.75

Boundary condition

Set the average inductor current equal to half the ripple current and solve for L.

Lcrit = D(1 − D)²·R/(2f)

Critical inductance

Lcrit = 0.75(1 − 0.75)²·8/(2250·10³) = 0.75 µH

Answer

Lcrit = 0.75 µH
11.Wheatstone bridge & strain gauges

Answer: Vab = 90.91 mV

Wheatstone bridge: two voltage dividers share one supply Vs. The left divider R1–R2 gives Va = Vs·R2/(R1 + R2) and the right divider R3–R4 gives Vb = Vs·R4/(R3 + R4); the output is Vab = Va − Vb. The bridge is balanced (Vab = 0, no current in the meter) when R1/R2 = R3/R4, that is R1·R4 = R2·R3. Seen from the output, the bridge is a Thévenin source with Rth = R1∥R2 + R3∥R4.

Node voltages

Va = 2·144/264 = 1.091 V
Vb = 1 V

Output

Vab = 90.91 mV

Answer

Vab = 90.91 mV

The linear estimate Vs·ΔR/(4R) = 100 mV is 10 % too high: a quarter bridge is not quite linear.

12.Wheatstone bridge & strain gauges

Answer: Vo = 4.8 mV

Strain gauges: a gauge changes its resistance with strain: ΔR/R = GF·ε, where the gauge factor GF is about 2 for metal foil. In a bridge with all arms equal to R, one active gauge (quarter bridge) gives Vo ≈ Vs·GF·ε/4. Two active gauges with opposite strains in adjacent arms (half bridge) give Vs·GF·ε/2, and four (full bridge) give Vs·GF·ε. Stress follows from Hooke’s law, σ = E·ε. Load cells state their sensitivity in mV/V: the output at full load per volt of excitation.

Relative resistance change

ΔR/R = 2·800·10⁻⁶ = 0.0016

Bridge output

Vo = Vs·GF·ε = 3·0.0016 = 4.8 mV

Answer

Vo = 4.8 mV
13.Digital logic: gates, K-maps & flip-flops

Answer: N = 2

Karnaugh maps: the cells are ordered in Gray code (00, 01, 11, 10), so neighbouring cells, including the ones across the edges, differ in exactly one variable. Group the 1s in rectangles of 1, 2, 4, 8 or 16 cells, as large as possible and as few as possible, until every 1 is covered. Each group is one product term: the variables that stay constant inside it. A group of 2ᵏ cells loses k variables. Don't-cares (X) may be used to make groups bigger but never have to be covered. Grouping the 0s instead gives the minimal POS form.

ABC00011110011011130214050716

Group the 0s

Every group is a rectangle of 2ᵏ cells; edge cells are neighbours of the cells on the opposite edge.

(A′ + C′)
(A + B′ + C)

Minimal POS form

F = (A′ + C′)(A + B′ + C)
N = 2

Answer

N = 2
14.Digital logic: gates, K-maps & flip-flops

Answer: N = 4

Karnaugh maps: the cells are ordered in Gray code (00, 01, 11, 10), so neighbouring cells, including the ones across the edges, differ in exactly one variable. Group the 1s in rectangles of 1, 2, 4, 8 or 16 cells, as large as possible and as few as possible, until every 1 is covered. Each group is one product term: the variables that stay constant inside it. A group of 2ᵏ cells loses k variables. Don't-cares (X) may be used to make groups bigger but never have to be covered. Grouping the 0s instead gives the minimal POS form.

Prime implicants

The largest groups that can be formed from 1s and Xs.

BC′, B′CD, A′CD′, AC′D′, ACD, ABD, A′B′C
ABCD000111100001111000011312X41507X6112X131150141809X11010

Minimal cover

F = BC′ + AC′D′ + ACD + A′B′C
N = 4

Answer

N = 4

Another grouping of the same size exists; it has the same number of terms and literals.

ExamProblems · examproblems.com/courses/electronics-1