Electronics 1: cram pack

Formula sheets, the key method steps for every topic and 14 practice problems, with full solutions at the back.

New problemsBack to the course

In the print window, choose “Save as PDF” to keep a copy on your device.

1Formulas and methods

Diodes & transistors

Diode (constant drop)
VD = 0.7 V when conducting
Active region
VBE = 0.7 V, IC = β·IB, IE = (β + 1)·IB
Fixed bias
IB = (VCC − 0.7)/RB
Divider bias
IB = (VTH − 0.7)/(RTH + (β + 1)RE)
Thévenin of the divider
VTH = VCC·R2/(R1 + R2), RTH = R1∥R2
Collector loop
VCE = VCC − ICRC − IERE
Saturation
IC(sat) = (VCC − VCE(sat))/RC, IB ≥ IC(sat)/β

Op-amp circuits

Inverting amplifier
Vout = −(Rf/Rin)·Vin
Non-inverting amplifier
Vout = (1 + Rf/R1)·Vin
Summing amplifier
Vout = −Rf(V1/R1 + V2/R2)
Ideal op-amp
V+ = V−, Iin = 0

RC & RL transients

Time constant
τ = RC | τ = L/R
Response
x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ
Capacitor at DC
open circuit; vC cannot jump
Inductor at DC
short circuit; iL cannot jump
Settled
t ≈ 5τ

Method

  1. Find the initial value just after switching: a capacitor voltage and an inductor current cannot jump.
  2. Find the final value long after switching: a capacitor acts as an open circuit, an inductor as a short circuit.
  3. Find the time constant: τ = RC or τ = L/R, using the resistance seen by the capacitor or inductor.
  4. Use x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ.

Series & parallel resistors

Resistors in series
Req = R1 + R2 + …
Resistors in parallel
1/Req = 1/R1 + 1/R2 + …
Two in parallel
Req = R1R2 / (R1 + R2)
Ohm's law
V = I·R
Power
P = V·I = I²R = V²/R

Method

  1. Start at the end of the network furthest from the terminals.
  2. Combine resistors in series by adding them, and resistors in parallel with 1/R = 1/R₁ + 1/R₂ + …
  3. Redraw the circuit after each step.
  4. Repeat until one resistor is left between the terminals.

DC-DC converters

Buck
Vo = D·Vin
Boost
Vo = Vin/(1 − D)
Inverting buck-boost
|Vo| = Vin·D/(1 − D)
Ideal power balance
VinIin = VoIo
Inductor ripple
ΔIL = VL,on·D/(L·f); buck Vin − Vo, boost and buck-boost Vin
Average inductor current
buck Io; boost and buck-boost Io/(1 − D)
Output ripple
buck ΔIL/(8fC); boost and buck-boost Io·D/(fC)
CCM boundary
buck (1 − D)R/(2f); boost D(1 − D)²R/(2f); buck-boost (1 − D)²R/(2f)

Method

  1. Identify the converter (buck, boost or buck-boost) and the duty cycle D from the voltage ratio.
  2. Use volt-second balance on the inductor: the average inductor voltage over a period is zero.
  3. Find the inductor voltage while the switch is on, then ΔIL = VL·D/(L·f).
  4. For the output ripple, find the charge that flows in and out of the capacitor; for the CCM boundary, set the average inductor current equal to ΔIL/2.

Wheatstone bridge & strain gauges

Divider voltages
Va = VsR2/(R1 + R2), Vb = VsR4/(R3 + R4)
Output
Vab = Va − Vb
Balance
R1/R2 = R3/R4
Slide-wire bridge
R/Rx = l/(100 − l)
Thévenin resistance
Rth = R1∥R2 + R3∥R4
Gauge factor
ΔR/R = GF·ε
Bridge output
quarter Vs·GF·ε/4, half Vs·GF·ε/2, full Vs·GF·ε
Small change, one arm
Vab ≈ Vs·ΔR/(4R)
Stress
σ = E·ε

Method

  1. Treat the bridge as two voltage dividers across the same supply.
  2. For balance, set R₁/R₂ = R₃/R₄ and solve for the unknown resistor.
  3. For an unbalanced bridge, find Va and Vb from the dividers and subtract; use the Thévenin equivalent when a meter loads the output.
  4. For strain gauges, convert strain to ΔR/R = GF·ε and use Vs·GF·ε/4, /2 or ×1 for a quarter, half or full bridge.

Digital logic: gates, K-maps & flip-flops

Basic gates
A·B, A + B, A′, (A·B)′, (A + B)′, A ⊕ B
Boolean rules
X + X′ = 1, X·X′ = 0, X + XY = X, XY + XY′ = X
De Morgan
(X·Y)′ = X′ + Y′, (X + Y)′ = X′·Y′
Karnaugh map order
00, 01, 11, 10 (Gray code)
Group of 2ᵏ cells
loses k variables
4-to-1 multiplexer
F = A′B′I0 + A′BI1 + AB′I2 + ABI3
Flip-flops
D: Q⁺ = D, T: Q⁺ = T ⊕ Q, JK: Q⁺ = JQ′ + K′Q
Counters
n-bit: 2ⁿ states; mod-N: smallest n with 2ⁿ ≥ N; fout = fclk/N
Ripple counter
fmax = 1/(n·tpd)
Ring and Johnson counters
n and 2n states

Method

  1. For a circuit, work from the inputs to the output one gate at a time and write the value on every wire, or write its expression and fill in the truth table.
  2. For simplification, put the 1s (and the don’t-cares as X) into a Karnaugh map with Gray-code rows and columns: 00, 01, 11, 10.
  3. Cover the 1s with as few and as large groups of 1, 2, 4, 8 or 16 cells as possible, wrapping round the edges; each group is one product term made of the variables that stay constant. Group the 0s for the POS form.
  4. For flip-flops and counters, read the inputs at each active clock edge, write the state after every edge, and remember that an n-bit counter wraps round after 2ⁿ states.

2Practice problems

1.Diodes & transistorsMedium
+−20 V150 Ω3.3 V680 ΩIZ​ = ?

A 3.3 V Zener regulator is fed from 20 V through 150 Ω and supplies a 680 Ω load. Find the Zener current IZ.

Vin = 20 VVZ = 3.3 VR = 150 ΩRL = 680 Ω
IZ = mA
2.Diodes & transistorsHard
RC​ = 470 Ωβ = 200VCC​ = 12 V3.3 VRB​ = ?

An NPN transistor with β = 200 switches a 470 Ω load resistor connected between VCC = 12 V and its collector. The emitter is grounded. The base is driven from a 3.3 V logic output through a base resistor RB. Take VBE = 0.7 V and VCE(sat) = 0.2 V. For reliable switching, design for a base current 3 times the minimum needed for saturation. Find RB in kΩ.

VCC = 12 VRC = 470 Ωβ = 200Vin = 3.3 VVBE = 0.7 VVCE(sat) = 0.2 Voverdrive = 3
RB = kΩ
3.Op-amp circuitsMedium
−+Vout​Rf​ = 100 kΩR1​ = 10 kΩVin​ = 1 VRa​ = 2 kΩRb​ = 100 kΩ

The op-amp is ideal and runs from ±15 V supplies. Find the output voltage Vout.

Vin = 1 VRa = 2 kΩRb = 100 kΩR1 = 10 kΩRf = 100 kΩ
Vout = V
4.Op-amp circuitsHard
Vin​V1​Vout​stage 1: invertingR1​ = 4.7 kΩRf1​ = 4.7 kΩstage 2: non-invertingR2​ = 22 kΩRf2​ = 10 kΩ

Two ideal op-amp stages are connected in cascade: an inverting amplifier (R1, Rf1) followed by a non-inverting amplifier (R2 to ground, Rf2 in the feedback). Both run from ±15 V supplies. The input is Vin = −0.65 V. Find the output voltage Vout.

R1 = 4.7 kΩRf1 = 4.7 kΩR2 = 22 kΩRf2 = 10 kΩVin = −0.65 V
Vout = V
5.RC & RL transientsMedium
+−Vs​10 Vt = 0R = 22 ΩL68 mHi(t)

The inductor carries no current before the switch closes at t = 0. Find the energy W stored in the inductor at t = 5 ms, in mJ.

Vs = 10 VR = 22 ΩL = 68 mHt = 5 ms
W = mJ
6.RC & RL transientsHard
+−Vs​30 Vopens at t = 0R1​ = 1 kΩR2​ = 1 kΩC33 µF+−vC​

The switch has been closed for a long time, so the circuit is in steady state. At t = 0 the switch opens. Find the capacitor voltage vC at t = 10 ms.

Vs = 30 VR1 = 1 kΩR2 = 1 kΩC = 33 µFt = 10 ms
vC = V
7.Series & parallel resistorsMedium
R1​ = 20 ΩR3​ = 2 Ω+−V1​10 VR2​8 ΩIR2​AR4​5 ΩB

Find the current IR2 through R2.

V1 = 10 VR1 = 20 ΩR2 = 8 ΩR3 = 2 ΩR4 = 5 Ω
IR2 = A
8.Series & parallel resistorsHard
R1​ = 20 ΩR3​ = 10 ΩR5​ = 6 Ω+−V1​36 VR2​30 ΩAR4​20 ΩBR6​30 Ω

Find the equivalent resistance Req seen by the source V1.

V1 = 36 VR1 = 20 ΩR2 = 30 ΩR3 = 10 ΩR4 = 20 ΩR5 = 6 ΩR6 = 30 Ω
Req = Ω
9.DC-DC convertersMedium
tiL​Imax​ = ?Imin​Io​DTT2T

A buck converter turns 48 V into 28.8 V for a 4 Ω load. It switches at 200 kHz with L = 100 µH. Find the peak inductor current Imax.

Vin​ = 48 VVo​ = 28.8 Vf = 200 kHzL = 100 µHR = 4 Ω
Imax = A
10.DC-DC convertersHard
+−24 VSLC = 47 µFR = 5 Ω−+−56 V

An ideal buck-boost converter turns 24 V into −56 V for a 5 Ω load at 25 kHz. The output capacitor is 47 µF. Find the peak-to-peak output voltage ripple ΔVo in mV.

Vin​ = 24 VVo​ = −56 Vf = 25 kHzC = 47 µFR = 5 Ω
ΔVo = mV
11.Wheatstone bridge & strain gaugesMedium
+−6 V500 Ω500 Ω + ΔR500 Ω500 Ωab+−14.93 mV

A bridge with four 500 Ω arms is supplied with 6 V. When the sensor R₂ changes, the output reads Vab = 14.93 mV. Find the exact change ΔR of R₂.

Vs = 6 VR = 500 ΩVab = 14.93 mV
ΔR = Ω
12.Wheatstone bridge & strain gaugesHard
+−10 V350 Ω − ΔR350 Ω + ΔR350 Ω + ΔR350 Ω − ΔRab+−Vo​ = ?

A bridge with 350 Ω arms is excited with 10 V and has four active gauges, two in tension and two in compression (full bridge). The gauge factor is 2.1 and the strain is 500 µε. Find the bridge output Vo in mV.

Vs = 10 VGF = 2.1ε = 500 µε
Vo = mV
13.Digital logic: gates, K-maps & flip-flopsMedium
ABCD000111100001111011111111

In this Karnaugh map exactly one 1 has no neighbouring 1, so it stays a group of one cell (a full minterm of four literals) in the minimal SOP form. Neighbours across the map edges count. Click that cell.

F = Σm(3, 5, 6, 8, 9, 11, 12, 13)
  1. 1AB = 00, CD = 00
  2. 2AB = 00, CD = 01
  3. 3AB = 00, CD = 11
  4. 4AB = 00, CD = 10
  5. 5AB = 01, CD = 00
  6. 6AB = 01, CD = 01
  7. 7AB = 01, CD = 11
  8. 8AB = 01, CD = 10
  9. 9AB = 11, CD = 00
  10. 10AB = 11, CD = 01
  11. 11AB = 11, CD = 11
  12. 12AB = 11, CD = 10
  13. 13AB = 10, CD = 00
  14. 14AB = 10, CD = 01
  15. 15AB = 10, CD = 11
  16. 16AB = 10, CD = 10
14.Digital logic: gates, K-maps & flip-flopsHard
CLKJK1234567

A positive-edge-triggered JK flip-flop starts with Q = 0 and receives the inputs shown at 7 rising clock edges. How many times N does Q change state?

Q₀ = 0JK
N =

3Solutions

1.Diodes & transistors

Answer: IZ = 106.5 mA

Zener regulator: a reverse-biased Zener diode holds its voltage VZ while its current stays above a minimum IZ,min. The series resistor R takes the difference between input and output: IR = (Vin − VZ)/R. That current splits between the load, IL = VZ/RL, and the Zener: IZ = IR − IL. Design for the worst cases: the lowest input with the largest load must still leave IZ,min, and the highest input with no load gives the largest Zener power PZ = VZ·IZ.

Resistor current

IR = 16.7/150 = 111.3 mA

Load current

IL = 3.3/680 = 4.853 mA

Zener current

IZ = 111.3 − 4.853 = 106.5 mA

Answer

IZ = 106.5 mA
2.Diodes & transistors

Answer: RB = 6.904 kΩ

BJT as a switch: to switch a load fully on, the transistor is driven into saturation, where VCE = VCE(sat) and the collector current is set by the load: IC(sat) = (VCC − VCE(sat))/RC. Saturation needs at least IB = IC(sat)/β. If the base current is smaller, the transistor stays active and IC = β·IB.

Collector current in saturation

IC(sat) = (12 − 0.2)/470 = 25.11 mA

Minimum base current

IB(min) = IC(sat)/β = 25.11/200 = 125.5 µA

Design base current

IB = 3·125.5 µA = 376.6 µA

Base resistor

RB = (3.3 − 0.7)/IB = 2.6 V/0.3766 mA = 6.904 kΩ

Answer

RB = 6.904 kΩ
3.Op-amp circuits

Answer: Vout = 10.78 V

Ideal op-amp rules: with negative feedback, the op-amp drives its output so that its two inputs sit at the same voltage (V₋ = V₊), and no current flows into either input. Writing KCL at the inverting input with these two facts gives the output.

Voltage at the + input

V₊ = Vin·Rb/(Ra + Rb) = 1·100/(2 + 100) = 0.9804 V

Non-inverting gain

V₋ = V₊, and the current through R₁ also flows through Rf.

Vout = V₊·(1 + Rf/R1) = 0.9804·(1 + 100/10) = 10.78 V

Answer

Vout = 10.78 V
4.Op-amp circuits

Answer: Vout = 0.9455 V

Ideal op-amp rules: with negative feedback, the op-amp drives its output so that its two inputs sit at the same voltage (V₋ = V₊), and no current flows into either input. Writing KCL at the inverting input with these two facts gives the output.

Gain of each stage

A1 = −Rf1/R1 = −4.7/4.7 = −1
A2 = 1 + Rf2/R2 = 1 + 10/22 = 1.455

Stage by stage

V1 = −1·(−0.65) = 0.65 V
Vout = 1.455·0.65 = 0.9455 V

Answer

Vout = 0.9455 V
5.RC & RL transients

Answer: W = 4.514 mJ

First-order transients: in a circuit with one capacitor or one inductor, every voltage and current moves exponentially from its initial value to its final value: x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ, with τ = RC or τ = L/R. After about 5τ the circuit has settled.

Time constant and final current

Long after the switch closes the inductor behaves like a short circuit, so the final current is set by R alone.

τ = L/R = 68 mH / 22 Ω = 3.091 ms
i(∞) = Vs/R = 10/22 = 0.4545 A

Current at the given time

i(t) = 0.4545·(1 − e−5/3.091) = 0.3644 A

Stored energy

W = ½·L·i² = ½·68·0.3644² = 4.514 mJ

Answer

W = 4.514 mJ
6.RC & RL transients

Answer: vC = 11.08 V

First-order transients: in a circuit with one capacitor or one inductor, every voltage and current moves exponentially from its initial value to its final value: x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ, with τ = RC or τ = L/R. After about 5τ the circuit has settled.

Initial capacitor voltage

In steady state the capacitor is an open circuit, so R₁ and R₂ form a voltage divider. The capacitor voltage cannot jump when the switch opens.

vC(0) = 30·1/(1 + 1) = 15 V

Time constant after the switch opens

τ = R2·C = 1·33 = 33 ms

Discharge

vC(t) = 15·e−10/33 = 11.08 V

Answer

vC = 11.08 V
7.Series & parallel resistors

Answer: IR2 = 0.1966 A

Series and parallel resistors: in series the same current flows through each resistor and R = R₁ + R₂ + …. In parallel each resistor has the same voltage and 1/R = 1/R₁ + 1/R₂ + …. A ladder network is reduced one pair at a time until a single equivalent resistance remains.

R1​ = 20 ΩR3​ = 2 Ω+−V1​10 VR2​8 ΩAR4​5 ΩB

Combine resistors from the far end

Start at the end farthest from the source and work back towards it. Resistors carrying the same current are in series; resistors across the same two nodes are in parallel.

R3 + R4 = 2 + 5 = 7 Ω
R2 ∥ 7 = 8·7/(8+7) = 3.733 Ω
Req = R1 + 3.733 = 20 + 3.733 = 23.73 Ω

Current from the source

The source sees only Req, so Ohm’s law gives the current it delivers. That current flows through R₁.

IR1 = V1/Req = 10/23.73 = 0.4213 A

Current through R₂

Subtract the drop across R₁ to get the voltage at node A, which is the voltage across R₂.

VA = V1 − IR1·R1 = 10 − 0.4213·20 = 1.573 V
IR2 = VA/R2 = 1.573/8 = 0.1966 A

Answer

IR2 = 0.1966 A
8.Series & parallel resistors

Answer: Req = 32.97 Ω

Series and parallel resistors: in series the same current flows through each resistor and R = R₁ + R₂ + …. In parallel each resistor has the same voltage and 1/R = 1/R₁ + 1/R₂ + …. A ladder network is reduced one pair at a time until a single equivalent resistance remains.

R1​ = 20 ΩR3​ = 10 ΩR5​ = 6 Ω+−V1​36 VR2​30 ΩAR4​20 ΩBR6​30 Ω

Combine resistors from the far end

Start at the end farthest from the source and work back towards it. Resistors carrying the same current are in series; resistors across the same two nodes are in parallel.

R5 + R6 = 6 + 30 = 36 Ω
R4 ∥ 36 = 12.86 Ω
R3 + 12.86 = 22.86 Ω
R2 ∥ 22.86 = 12.97 Ω
Req = R1 + 12.97 = 20 + 12.97 = 32.97 Ω

Answer

Req = 32.97 Ω
9.DC-DC converters

Answer: Imax = 7.488 A

DC-DC converters: a switch S turns on for the fraction D of each period T = 1/f. In steady state the average inductor voltage is zero (volt-second balance), which gives the ideal conversion ratios in continuous conduction: buck Vo = D·Vin, boost Vo = Vin/(1 − D), inverting buck-boost |Vo| = Vin·D/(1 − D). An ideal converter keeps the power: Vin·Iin = Vo·Io. While S is on the inductor current rises by ΔIL = VL·D·T/L, with VL = Vin − Vo for the buck and Vin for the boost and buck-boost. The output ripple is ΔVo = ΔIL/(8fC) for the buck and Io·D/(fC) for the boost and buck-boost. The inductor current just touches zero (the CCM boundary) when the average inductor current equals ΔIL/2.

Duty cycle

D = 28.8/48 = 0.6

Average and ripple current

Io = 28.8/4 = 7.2 A
ΔIL = VL·D/(L·f) = 19.2·0.6/(100·10⁻⁶·200·10³) = 0.576 A

Peak current

Imax = 7.2 + 0.576/2 = 7.488 A

Answer

Imax = 7.488 A
10.DC-DC converters

Answer: ΔVo = 6672 mV

DC-DC converters: a switch S turns on for the fraction D of each period T = 1/f. In steady state the average inductor voltage is zero (volt-second balance), which gives the ideal conversion ratios in continuous conduction: buck Vo = D·Vin, boost Vo = Vin/(1 − D), inverting buck-boost |Vo| = Vin·D/(1 − D). An ideal converter keeps the power: Vin·Iin = Vo·Io. While S is on the inductor current rises by ΔIL = VL·D·T/L, with VL = Vin − Vo for the buck and Vin for the boost and buck-boost. The output ripple is ΔVo = ΔIL/(8fC) for the buck and Io·D/(fC) for the boost and buck-boost. The inductor current just touches zero (the CCM boundary) when the average inductor current equals ΔIL/2.

Duty cycle

D = 56/(24 + 56) = 0.7

Load current

Io = 56/5 = 11.2 A

Output ripple

ΔVo = 11.2·0.7/(25·10³·47·10⁻⁶) = 6672 mV

Answer

ΔVo = 6672 mV
11.Wheatstone bridge & strain gauges

Answer: ΔR = 5.002 Ω

Wheatstone bridge: two voltage dividers share one supply Vs. The left divider R1–R2 gives Va = Vs·R2/(R1 + R2) and the right divider R3–R4 gives Vb = Vs·R4/(R3 + R4); the output is Vab = Va − Vb. The bridge is balanced (Vab = 0, no current in the meter) when R1/R2 = R3/R4, that is R1·R4 = R2·R3. Seen from the output, the bridge is a Thévenin source with Rth = R1∥R2 + R3∥R4.

Node voltage

Va = 3 + 0.01493 = 3.015 V

Solve the divider

R₂ = 500·3.015/(6 − 3.015) = 505 Ω
ΔR = 505 − 500 = 5.002 Ω

Answer

ΔR = 5.002 Ω
12.Wheatstone bridge & strain gauges

Answer: Vo = 10.5 mV

Strain gauges: a gauge changes its resistance with strain: ΔR/R = GF·ε, where the gauge factor GF is about 2 for metal foil. In a bridge with all arms equal to R, one active gauge (quarter bridge) gives Vo ≈ Vs·GF·ε/4. Two active gauges with opposite strains in adjacent arms (half bridge) give Vs·GF·ε/2, and four (full bridge) give Vs·GF·ε. Stress follows from Hooke’s law, σ = E·ε. Load cells state their sensitivity in mV/V: the output at full load per volt of excitation.

Relative resistance change

ΔR/R = 2.1·500·10⁻⁶ = 0.00105

Bridge output

Vo = Vs·GF·ε = 10·0.00105 = 10.5 mV

Answer

Vo = 10.5 mV
13.Digital logic: gates, K-maps & flip-flops

Answer: AB = 01, CD = 10

Karnaugh maps: the cells are ordered in Gray code (00, 01, 11, 10), so neighbouring cells, including the ones across the edges, differ in exactly one variable. Group the 1s in rectangles of 1, 2, 4, 8 or 16 cells, as large as possible and as few as possible, until every 1 is covered. Each group is one product term: the variables that stay constant inside it. A group of 2ᵏ cells loses k variables. Don't-cares (X) may be used to make groups bigger but never have to be covered. Grouping the 0s instead gives the minimal POS form.

Neighbours of each 1

A 1 with a neighbouring 1 can join a group of two or more.

m6: m7, m4, m2, m14 → 0
ABCD000111100001111011111111

The isolated 1

m6 = A′BCD′ → AB = 01, CD = 10

Answer

AB = 01, CD = 10
14.Digital logic: gates, K-maps & flip-flops

Answer: N = 4

Flip-flops and counters: a flip-flop changes only at the active clock edge. D copies its input (Q⁺ = D); T toggles when T = 1; JK holds for 00, resets for 01, sets for 10 and toggles for 11. An n-bit binary counter has 2ⁿ states and counts modulo 2ⁿ; a mod-N counter goes 0, 1, …, N − 1 and back to 0, and needs the smallest n with 2ⁿ ≥ N flip-flops. Each stage of a ripple counter halves the frequency, so the last output of a mod-N counter runs at fclk/N. A Johnson counter of n flip-flops has 2n states, a ring counter n.

Q after every edge

A JK flip-flop: 00 holds, 01 resets (Q = 0), 10 sets (Q = 1), 11 toggles.

1: J = 1, K = 1 → Q = 1
2: J = 0, K = 1 → Q = 0
3: J = 0, K = 0 → Q = 0
4: J = 0, K = 0 → Q = 0
5: J = 0, K = 0 → Q = 0
6: J = 1, K = 1 → Q = 1
7: J = 1, K = 1 → Q = 0

Count the changes

0 → 1 → 0 → 0 → 0 → 0 → 1 → 0
N = 4

Answer

N = 4

ExamProblems · examproblems.com/courses/electronics-1