Electronics 1: cram pack

Formula sheets, the key method steps for every topic and 14 practice problems, with full solutions at the back.

New problemsBack to the course

In the print window, choose “Save as PDF” to keep a copy on your device.

1Formulas and methods

Diodes & transistors

Diode (constant drop)
VD = 0.7 V when conducting
Active region
VBE = 0.7 V, IC = β·IB, IE = (β + 1)·IB
Fixed bias
IB = (VCC − 0.7)/RB
Divider bias
IB = (VTH − 0.7)/(RTH + (β + 1)RE)
Thévenin of the divider
VTH = VCC·R2/(R1 + R2), RTH = R1∥R2
Collector loop
VCE = VCC − ICRC − IERE
Saturation
IC(sat) = (VCC − VCE(sat))/RC, IB ≥ IC(sat)/β

Op-amp circuits

Inverting amplifier
Vout = −(Rf/Rin)·Vin
Non-inverting amplifier
Vout = (1 + Rf/R1)·Vin
Summing amplifier
Vout = −Rf(V1/R1 + V2/R2)
Ideal op-amp
V+ = V−, Iin = 0

RC & RL transients

Time constant
τ = RC | τ = L/R
Response
x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ
Capacitor at DC
open circuit; vC cannot jump
Inductor at DC
short circuit; iL cannot jump
Settled
t ≈ 5τ

Method

  1. Find the initial value just after switching: a capacitor voltage and an inductor current cannot jump.
  2. Find the final value long after switching: a capacitor acts as an open circuit, an inductor as a short circuit.
  3. Find the time constant: τ = RC or τ = L/R, using the resistance seen by the capacitor or inductor.
  4. Use x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ.

Series & parallel resistors

Resistors in series
Req = R1 + R2 + …
Resistors in parallel
1/Req = 1/R1 + 1/R2 + …
Two in parallel
Req = R1R2 / (R1 + R2)
Ohm's law
V = I·R
Power
P = V·I = I²R = V²/R

Method

  1. Start at the end of the network furthest from the terminals.
  2. Combine resistors in series by adding them, and resistors in parallel with 1/R = 1/R₁ + 1/R₂ + …
  3. Redraw the circuit after each step.
  4. Repeat until one resistor is left between the terminals.

DC-DC converters

Buck
Vo = D·Vin
Boost
Vo = Vin/(1 − D)
Inverting buck-boost
|Vo| = Vin·D/(1 − D)
Ideal power balance
VinIin = VoIo
Inductor ripple
ΔIL = VL,on·D/(L·f); buck Vin − Vo, boost and buck-boost Vin
Average inductor current
buck Io; boost and buck-boost Io/(1 − D)
Output ripple
buck ΔIL/(8fC); boost and buck-boost Io·D/(fC)
CCM boundary
buck (1 − D)R/(2f); boost D(1 − D)²R/(2f); buck-boost (1 − D)²R/(2f)

Method

  1. Identify the converter (buck, boost or buck-boost) and the duty cycle D from the voltage ratio.
  2. Use volt-second balance on the inductor: the average inductor voltage over a period is zero.
  3. Find the inductor voltage while the switch is on, then ΔIL = VL·D/(L·f).
  4. For the output ripple, find the charge that flows in and out of the capacitor; for the CCM boundary, set the average inductor current equal to ΔIL/2.

Wheatstone bridge & strain gauges

Divider voltages
Va = VsR2/(R1 + R2), Vb = VsR4/(R3 + R4)
Output
Vab = Va − Vb
Balance
R1/R2 = R3/R4
Slide-wire bridge
R/Rx = l/(100 − l)
Thévenin resistance
Rth = R1∥R2 + R3∥R4
Gauge factor
ΔR/R = GF·ε
Bridge output
quarter Vs·GF·ε/4, half Vs·GF·ε/2, full Vs·GF·ε
Small change, one arm
Vab ≈ Vs·ΔR/(4R)
Stress
σ = E·ε

Method

  1. Treat the bridge as two voltage dividers across the same supply.
  2. For balance, set R₁/R₂ = R₃/R₄ and solve for the unknown resistor.
  3. For an unbalanced bridge, find Va and Vb from the dividers and subtract; use the Thévenin equivalent when a meter loads the output.
  4. For strain gauges, convert strain to ΔR/R = GF·ε and use Vs·GF·ε/4, /2 or ×1 for a quarter, half or full bridge.

Digital logic: gates, K-maps & flip-flops

Basic gates
A·B, A + B, A′, (A·B)′, (A + B)′, A ⊕ B
Boolean rules
X + X′ = 1, X·X′ = 0, X + XY = X, XY + XY′ = X
De Morgan
(X·Y)′ = X′ + Y′, (X + Y)′ = X′·Y′
Karnaugh map order
00, 01, 11, 10 (Gray code)
Group of 2ᵏ cells
loses k variables
4-to-1 multiplexer
F = A′B′I0 + A′BI1 + AB′I2 + ABI3
Flip-flops
D: Q⁺ = D, T: Q⁺ = T ⊕ Q, JK: Q⁺ = JQ′ + K′Q
Counters
n-bit: 2ⁿ states; mod-N: smallest n with 2ⁿ ≥ N; fout = fclk/N
Ripple counter
fmax = 1/(n·tpd)
Ring and Johnson counters
n and 2n states

Method

  1. For a circuit, work from the inputs to the output one gate at a time and write the value on every wire, or write its expression and fill in the truth table.
  2. For simplification, put the 1s (and the don’t-cares as X) into a Karnaugh map with Gray-code rows and columns: 00, 01, 11, 10.
  3. Cover the 1s with as few and as large groups of 1, 2, 4, 8 or 16 cells as possible, wrapping round the edges; each group is one product term made of the variables that stay constant. Group the 0s for the POS form.
  4. For flip-flops and counters, read the inputs at each active clock edge, write the state after every edge, and remember that an n-bit counter wraps round after 2ⁿ states.

2Practice problems

1.Diodes & transistorsMedium
+−18 V270 Ω5.6 V470 ΩIZ​ = ?

A 5.6 V Zener regulator is fed from 18 V through 270 Ω and supplies a 470 Ω load. Find the Zener current IZ.

Vin = 18 VVZ = 5.6 VR = 270 ΩRL = 470 Ω
IZ = mA
2.Diodes & transistorsHard
V (V)I (mA)0.65612.77Q = ?

A diode is modelled as 0.65 V in series with 5 Ω (it conducts above 0.65 V). It is in series with a 470 Ω resistor across a 6 V supply. Find the operating current ID where the diode line meets the load line.

Vs = 6 VR = 470 ΩV0 = 0.65 Vrd = 5 Ω
ID = mA
3.Op-amp circuitsMedium
−+Vout​Rf​ = 22 kΩVin​R1​ = 2 kΩ

The op-amp is ideal and runs from ±15 V supplies; its output saturates at ±12 V. The inverting amplifier is driven by a sine wave. Find the largest input amplitude Vin,max (peak value) for which the output does not clip.

R1 = 2 kΩRf = 22 kΩVsat = ±12 V
Vin,max = V
4.Op-amp circuitsHard
−+Vout​C = 0.1 µFVin​ = −3 VR = 10 kΩ

The integrator uses an ideal op-amp with ±15 V supplies; its output saturates at ±12 V. The capacitor is uncharged when a constant input Vin = −3 V is applied at t = 0. Find the output voltage Vout at t = 0.5 ms.

Vin = −3 VR = 10 kΩC = 0.1 µFVsat = ±12 Vt = 0.5 ms
Vout = V
5.RC & RL transientsMedium
+−Vs​10 Vt = 0R1​ = 6.8 kΩR2​ = 1 kΩC100 µF+−vC​

The source Vₛ charges the capacitor through R₁, and R₂ is connected in parallel with C. The capacitor is uncharged when the switch closes at t = 0. Find the capacitor voltage vC at t = 200 ms.

Vs = 10 VR1 = 6.8 kΩR2 = 1 kΩC = 100 µFt = 200 ms
vC = V
6.RC & RL transientsHard
+−Vs​10 Vt = 0R = 2.2 kΩC33 µF+−vC​vC​(0) = 15 V

Just before the switch closes at t = 0, the capacitor holds 15 V with the polarity shown. Find the capacitor voltage vC at t = 25 ms.

Vs = 10 VR = 2.2 kΩC = 33 µFvC(0) = 15 Vt = 25 ms
vC = V
7.Series & parallel resistorsMedium
R1​ = 5 ΩR3​ = 3 Ω+−V1​18 VR2​6 ΩAR4​3 ΩB

Find the equivalent resistance Req seen by the source V1.

V1 = 18 VR1 = 5 ΩR2 = 6 ΩR3 = 3 ΩR4 = 3 Ω
Req = Ω
8.Series & parallel resistorsHard
R1​ = 15 ΩR3​ = 4 ΩR5​ = 3 Ω+−V1​12 VR2​20 ΩAR4​3 ΩBR6​25 Ω

Find the equivalent resistance Req seen by the source V1.

V1 = 12 VR1 = 15 ΩR2 = 20 ΩR3 = 4 ΩR4 = 3 ΩR5 = 3 ΩR6 = 25 Ω
Req = Ω
9.DC-DC convertersMedium
tiL​Imax​Imin​ΔI = ?DTT2T

An ideal inverting buck-boost converter turns 15 V into −15 V at 40 kHz with L = 68 µH. Find the peak-to-peak inductor ripple current ΔIL.

Vin​ = 15 VVo​ = −15 Vf = 40 kHzL = 68 µH
ΔIL = A
10.DC-DC convertersHard
tvo​Vo​ΔV = ?DTT2T

A buck converter turns 48 V into 33.6 V for a 5 Ω load at 100 kHz, with L = 47 µH and C = 22 µF. Find the peak-to-peak output voltage ripple ΔVo in mV.

Vin​ = 48 VVo​ = 33.6 Vf = 100 kHzL = 47 µHC = 22 µF
ΔVo = mV
11.Wheatstone bridge & strain gaugesMedium
+−5 V100 Ω100 Ω + ΔR100 Ω100 Ωab+−49.02 mV

A bridge with four 100 Ω arms is supplied with 5 V. When the sensor R₂ changes, the output reads Vab = 49.02 mV. Find the exact change ΔR of R₂.

Vs = 5 VR = 100 ΩVab = 49.02 mV
ΔR = Ω
12.Wheatstone bridge & strain gaugesHard
+−10 V350 Ω350 Ω + ΔR350 Ω350 Ωab+−Vo​

A quarter bridge (one active gauge, GF = 2.05) is excited with 10 V. The largest strain to be measured is 250 µε, and it must give 5 V at the input of an analogue-to-digital converter. Find the amplifier gain G.

Vs = 10 VGF = 2.05εmax = 250 µεVFS = 5 V
G =
13.Digital logic: gates, K-maps & flip-flopsMedium
ABCD0001111000011110111111

In this Karnaugh map exactly one 1 has no neighbouring 1, so it stays a group of one cell (a full minterm of four literals) in the minimal SOP form. Neighbours across the map edges count. Click that cell.

F = Σm(2, 3, 5, 7, 9, 15)
  1. 1AB = 00, CD = 00
  2. 2AB = 00, CD = 01
  3. 3AB = 00, CD = 11
  4. 4AB = 00, CD = 10
  5. 5AB = 01, CD = 00
  6. 6AB = 01, CD = 01
  7. 7AB = 01, CD = 11
  8. 8AB = 01, CD = 10
  9. 9AB = 11, CD = 00
  10. 10AB = 11, CD = 01
  11. 11AB = 11, CD = 11
  12. 12AB = 11, CD = 10
  13. 13AB = 10, CD = 00
  14. 14AB = 10, CD = 01
  15. 15AB = 10, CD = 11
  16. 16AB = 10, CD = 10
14.Digital logic: gates, K-maps & flip-flopsHard
ABCD00011110000111101011130214X50706112X131150140809011110

For F(A, B, C, D) = Σm(0, 1, 3, 4, 10, 12, 15) + d(5, 13), where d marks the don't-care conditions, find the number N of essential prime implicants.

F(A, B, C, D) = Σm(0, 1, 3, 4, 10, 12, 15) + d(5, 13)
N =

3Solutions

1.Diodes & transistors

Answer: IZ = 34.01 mA

Zener regulator: a reverse-biased Zener diode holds its voltage VZ while its current stays above a minimum IZ,min. The series resistor R takes the difference between input and output: IR = (Vin − VZ)/R. That current splits between the load, IL = VZ/RL, and the Zener: IZ = IR − IL. Design for the worst cases: the lowest input with the largest load must still leave IZ,min, and the highest input with no load gives the largest Zener power PZ = VZ·IZ.

Resistor current

IR = 12.4/270 = 45.93 mA

Load current

IL = 5.6/470 = 11.91 mA

Zener current

IZ = 45.93 − 11.91 = 34.01 mA

Answer

IZ = 34.01 mA
2.Diodes & transistors

Answer: ID = 11.26 mA

LED and diode circuits: a forward-biased LED drops roughly its forward voltage VF (about 2 V for red, 3 V for blue or white), whatever the current. A series resistor sets the current: R = (Vs − n·VF)/I for n LEDs in series. With a more exact diode model V = V₀ + I·rd, the operating point is where the diode line meets the load line I = (Vs − V)/R, so I = (Vs − V₀)/(R + rd).

Combine the two equations

6 = 0.65 + I·(470 + 5)

Operating current

ID = 5.35/475 = 11.26 mA
VD = 0.65 + 0.01126·5 = 0.7063 V

Answer

ID = 11.26 mA
3.Op-amp circuits

Answer: Vin,max = 1.091 V

Ideal op-amp rules: with negative feedback, the op-amp drives its output so that its two inputs sit at the same voltage (V₋ = V₊), and no current flows into either input. Writing KCL at the inverting input with these two facts gives the output.

Gain

|Av| = Rf/R1 = 22/2 = 11

Largest input before clipping

Vin,max = Vsat/|Av| = 12/11 = 1.091 V

Answer

Vin,max = 1.091 V
4.Op-amp circuits

Answer: Vout = 1.5 V

Ideal op-amp rules: with negative feedback, the op-amp drives its output so that its two inputs sit at the same voltage (V₋ = V₊), and no current flows into either input. Writing KCL at the inverting input with these two facts gives the output.

Input current and ramp rate

kΩ times µF gives milliseconds.

RC = 10 kΩ · 0.1 µF = 1 ms
ramp rate = −Vin/(RC) = −(−3)/1 = 3 V/ms

Output at the given time

The ideal value lies inside ±Vsat, so the integrator has not clipped yet.

Vout = −Vin·t/(RC) = −(−3)·0.5/1 = 1.5 V

Answer

Vout = 1.5 V
5.RC & RL transients

Answer: vC = 1.153 V

First-order transients: in a circuit with one capacitor or one inductor, every voltage and current moves exponentially from its initial value to its final value: x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ, with τ = RC or τ = L/R. After about 5τ the circuit has settled.

Thévenin equivalent seen by the capacitor

Short the source to find Rth; open the capacitor to find the voltage it will settle at.

Rth = R1 ∥ R2 = 6.8·1/(6.8 + 1) = 0.8718 kΩ
vC(∞) = 10·1/(6.8 + 1) = 1.282 V

Time constant

τ = Rth·C = 0.8718·100 = 87.18 ms

Charging curve

vC(t) = 1.282·(1 − e−200/87.18) = 1.153 V

Answer

vC = 1.153 V
6.RC & RL transients

Answer: vC = 13.54 V

First-order transients: in a circuit with one capacitor or one inductor, every voltage and current moves exponentially from its initial value to its final value: x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ, with τ = RC or τ = L/R. After about 5τ the circuit has settled.

Initial value, final value, time constant

The capacitor voltage cannot jump, so it starts at its stored value and heads for the source voltage.

vC(0) = 15 V, vC(∞) = Vs = 10 V
τ = R·C = 2.2 kΩ · 33 µF = 72.6 ms
vC(t) = 10 + (15 − 10)·e−t/τ

Voltage at the given time

vC(25) = 10 + (5)·e−25/72.6 = 13.54 V

Answer

vC = 13.54 V
7.Series & parallel resistors

Answer: Req = 8 Ω

Series and parallel resistors: in series the same current flows through each resistor and R = R₁ + R₂ + …. In parallel each resistor has the same voltage and 1/R = 1/R₁ + 1/R₂ + …. A ladder network is reduced one pair at a time until a single equivalent resistance remains.

R1​ = 5 ΩR3​ = 3 Ω+−V1​18 VR2​6 ΩAR4​3 ΩB

Combine resistors from the far end

Start at the end farthest from the source and work back towards it. Resistors carrying the same current are in series; resistors across the same two nodes are in parallel.

R3 + R4 = 3 + 3 = 6 Ω
R2 ∥ 6 = 6·6/(6+6) = 3 Ω
Req = R1 + 3 = 5 + 3 = 8 Ω

Answer

Req = 8 Ω
8.Series & parallel resistors

Answer: Req = 20.02 Ω

Series and parallel resistors: in series the same current flows through each resistor and R = R₁ + R₂ + …. In parallel each resistor has the same voltage and 1/R = 1/R₁ + 1/R₂ + …. A ladder network is reduced one pair at a time until a single equivalent resistance remains.

R1​ = 15 ΩR3​ = 4 ΩR5​ = 3 Ω+−V1​12 VR2​20 ΩAR4​3 ΩBR6​25 Ω

Combine resistors from the far end

Start at the end farthest from the source and work back towards it. Resistors carrying the same current are in series; resistors across the same two nodes are in parallel.

R5 + R6 = 3 + 25 = 28 Ω
R4 ∥ 28 = 2.71 Ω
R3 + 2.71 = 6.71 Ω
R2 ∥ 6.71 = 5.024 Ω
Req = R1 + 5.024 = 15 + 5.024 = 20.02 Ω

Answer

Req = 20.02 Ω
9.DC-DC converters

Answer: ΔIL = 2.757 A

DC-DC converters: a switch S turns on for the fraction D of each period T = 1/f. In steady state the average inductor voltage is zero (volt-second balance), which gives the ideal conversion ratios in continuous conduction: buck Vo = D·Vin, boost Vo = Vin/(1 − D), inverting buck-boost |Vo| = Vin·D/(1 − D). An ideal converter keeps the power: Vin·Iin = Vo·Io. While S is on the inductor current rises by ΔIL = VL·D·T/L, with VL = Vin − Vo for the buck and Vin for the boost and buck-boost. The output ripple is ΔVo = ΔIL/(8fC) for the buck and Io·D/(fC) for the boost and buck-boost. The inductor current just touches zero (the CCM boundary) when the average inductor current equals ΔIL/2.

Duty cycle

D = 15/(15 + 15) = 0.5

Inductor voltage during the on-time

While S is on, the inductor sits directly across Vin.

VL = 15 V

Ripple current

ΔIL = VL·D/(L·f) = 15·0.5/(68·10⁻⁶·40·10³) = 2.757 A

Answer

ΔIL = 2.757 A
10.DC-DC converters

Answer: ΔVo = 121.9 mV

DC-DC converters: a switch S turns on for the fraction D of each period T = 1/f. In steady state the average inductor voltage is zero (volt-second balance), which gives the ideal conversion ratios in continuous conduction: buck Vo = D·Vin, boost Vo = Vin/(1 − D), inverting buck-boost |Vo| = Vin·D/(1 − D). An ideal converter keeps the power: Vin·Iin = Vo·Io. While S is on the inductor current rises by ΔIL = VL·D·T/L, with VL = Vin − Vo for the buck and Vin for the boost and buck-boost. The output ripple is ΔVo = ΔIL/(8fC) for the buck and Io·D/(fC) for the boost and buck-boost. The inductor current just touches zero (the CCM boundary) when the average inductor current equals ΔIL/2.

Duty cycle

D = 33.6/48 = 0.7

Inductor ripple current

ΔIL = (48 − 33.6)·0.7/(47·10⁻⁶·100·10³) = 2.145 A

Output ripple

ΔVo = 2.145/(8·100·10³·22·10⁻⁶) = 121.9 mV

Answer

ΔVo = 121.9 mV
11.Wheatstone bridge & strain gauges

Answer: ΔR = 4 Ω

Wheatstone bridge: two voltage dividers share one supply Vs. The left divider R1–R2 gives Va = Vs·R2/(R1 + R2) and the right divider R3–R4 gives Vb = Vs·R4/(R3 + R4); the output is Vab = Va − Vb. The bridge is balanced (Vab = 0, no current in the meter) when R1/R2 = R3/R4, that is R1·R4 = R2·R3. Seen from the output, the bridge is a Thévenin source with Rth = R1∥R2 + R3∥R4.

Node voltage

Va = 2.5 + 0.04902 = 2.549 V

Solve the divider

R₂ = 100·2.549/(5 − 2.549) = 104 Ω
ΔR = 104 − 100 = 4 Ω

Answer

ΔR = 4 Ω
12.Wheatstone bridge & strain gauges

Answer: G = 3902

Strain gauges: a gauge changes its resistance with strain: ΔR/R = GF·ε, where the gauge factor GF is about 2 for metal foil. In a bridge with all arms equal to R, one active gauge (quarter bridge) gives Vo ≈ Vs·GF·ε/4. Two active gauges with opposite strains in adjacent arms (half bridge) give Vs·GF·ε/2, and four (full bridge) give Vs·GF·ε. Stress follows from Hooke’s law, σ = E·ε. Load cells state their sensitivity in mV/V: the output at full load per volt of excitation.

Bridge output at full scale

Vo = 1.281 mV

Gain

G = 5/0.001281 = 3902

Answer

G = 3902
13.Digital logic: gates, K-maps & flip-flops

Answer: AB = 10, CD = 01

Karnaugh maps: the cells are ordered in Gray code (00, 01, 11, 10), so neighbouring cells, including the ones across the edges, differ in exactly one variable. Group the 1s in rectangles of 1, 2, 4, 8 or 16 cells, as large as possible and as few as possible, until every 1 is covered. Each group is one product term: the variables that stay constant inside it. A group of 2ᵏ cells loses k variables. Don't-cares (X) may be used to make groups bigger but never have to be covered. Grouping the 0s instead gives the minimal POS form.

Neighbours of each 1

A 1 with a neighbouring 1 can join a group of two or more.

m9: m8, m11, m13, m1 → 0
ABCD0001111000011110111111

The isolated 1

m9 = AB′C′D → AB = 10, CD = 01

Answer

AB = 10, CD = 01
14.Digital logic: gates, K-maps & flip-flops

Answer: N = 5

Karnaugh maps: the cells are ordered in Gray code (00, 01, 11, 10), so neighbouring cells, including the ones across the edges, differ in exactly one variable. Group the 1s in rectangles of 1, 2, 4, 8 or 16 cells, as large as possible and as few as possible, until every 1 is covered. Each group is one product term: the variables that stay constant inside it. A group of 2ᵏ cells loses k variables. Don't-cares (X) may be used to make groups bigger but never have to be covered. Grouping the 0s instead gives the minimal POS form.

Prime implicants

The largest groups that can be formed from 1s and Xs.

BC′, A′C′, A′B′D, ABD, AB′CD′
ABCD00011110000111101011130214X50706112X131150140809011110

Essential prime implicants

BC′, A′C′, A′B′D, ABD, AB′CD′
N = 5

Answer

N = 5

ExamProblems · examproblems.com/courses/electronics-1