Electronics 1: cram pack

Formula sheets, the key method steps for every topic and 14 practice problems, with full solutions at the back.

New problemsBack to the course

In the print window, choose “Save as PDF” to keep a copy on your device.

1Formulas and methods

Diodes & transistors

Diode (constant drop)
VD = 0.7 V when conducting
Active region
VBE = 0.7 V, IC = β·IB, IE = (β + 1)·IB
Fixed bias
IB = (VCC − 0.7)/RB
Divider bias
IB = (VTH − 0.7)/(RTH + (β + 1)RE)
Thévenin of the divider
VTH = VCC·R2/(R1 + R2), RTH = R1∥R2
Collector loop
VCE = VCC − ICRC − IERE
Saturation
IC(sat) = (VCC − VCE(sat))/RC, IB ≥ IC(sat)/β

Op-amp circuits

Inverting amplifier
Vout = −(Rf/Rin)·Vin
Non-inverting amplifier
Vout = (1 + Rf/R1)·Vin
Summing amplifier
Vout = −Rf(V1/R1 + V2/R2)
Ideal op-amp
V+ = V−, Iin = 0

RC & RL transients

Time constant
τ = RC | τ = L/R
Response
x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ
Capacitor at DC
open circuit; vC cannot jump
Inductor at DC
short circuit; iL cannot jump
Settled
t ≈ 5τ

Method

  1. Find the initial value just after switching: a capacitor voltage and an inductor current cannot jump.
  2. Find the final value long after switching: a capacitor acts as an open circuit, an inductor as a short circuit.
  3. Find the time constant: τ = RC or τ = L/R, using the resistance seen by the capacitor or inductor.
  4. Use x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ.

Series & parallel resistors

Resistors in series
Req = R1 + R2 + …
Resistors in parallel
1/Req = 1/R1 + 1/R2 + …
Two in parallel
Req = R1R2 / (R1 + R2)
Ohm's law
V = I·R
Power
P = V·I = I²R = V²/R

Method

  1. Start at the end of the network furthest from the terminals.
  2. Combine resistors in series by adding them, and resistors in parallel with 1/R = 1/R₁ + 1/R₂ + …
  3. Redraw the circuit after each step.
  4. Repeat until one resistor is left between the terminals.

DC-DC converters

Buck
Vo = D·Vin
Boost
Vo = Vin/(1 − D)
Inverting buck-boost
|Vo| = Vin·D/(1 − D)
Ideal power balance
VinIin = VoIo
Inductor ripple
ΔIL = VL,on·D/(L·f); buck Vin − Vo, boost and buck-boost Vin
Average inductor current
buck Io; boost and buck-boost Io/(1 − D)
Output ripple
buck ΔIL/(8fC); boost and buck-boost Io·D/(fC)
CCM boundary
buck (1 − D)R/(2f); boost D(1 − D)²R/(2f); buck-boost (1 − D)²R/(2f)

Method

  1. Identify the converter (buck, boost or buck-boost) and the duty cycle D from the voltage ratio.
  2. Use volt-second balance on the inductor: the average inductor voltage over a period is zero.
  3. Find the inductor voltage while the switch is on, then ΔIL = VL·D/(L·f).
  4. For the output ripple, find the charge that flows in and out of the capacitor; for the CCM boundary, set the average inductor current equal to ΔIL/2.

Wheatstone bridge & strain gauges

Divider voltages
Va = VsR2/(R1 + R2), Vb = VsR4/(R3 + R4)
Output
Vab = Va − Vb
Balance
R1/R2 = R3/R4
Slide-wire bridge
R/Rx = l/(100 − l)
Thévenin resistance
Rth = R1∥R2 + R3∥R4
Gauge factor
ΔR/R = GF·ε
Bridge output
quarter Vs·GF·ε/4, half Vs·GF·ε/2, full Vs·GF·ε
Small change, one arm
Vab ≈ Vs·ΔR/(4R)
Stress
σ = E·ε

Method

  1. Treat the bridge as two voltage dividers across the same supply.
  2. For balance, set R₁/R₂ = R₃/R₄ and solve for the unknown resistor.
  3. For an unbalanced bridge, find Va and Vb from the dividers and subtract; use the Thévenin equivalent when a meter loads the output.
  4. For strain gauges, convert strain to ΔR/R = GF·ε and use Vs·GF·ε/4, /2 or ×1 for a quarter, half or full bridge.

Digital logic: gates, K-maps & flip-flops

Basic gates
A·B, A + B, A′, (A·B)′, (A + B)′, A ⊕ B
Boolean rules
X + X′ = 1, X·X′ = 0, X + XY = X, XY + XY′ = X
De Morgan
(X·Y)′ = X′ + Y′, (X + Y)′ = X′·Y′
Karnaugh map order
00, 01, 11, 10 (Gray code)
Group of 2ᵏ cells
loses k variables
4-to-1 multiplexer
F = A′B′I0 + A′BI1 + AB′I2 + ABI3
Flip-flops
D: Q⁺ = D, T: Q⁺ = T ⊕ Q, JK: Q⁺ = JQ′ + K′Q
Counters
n-bit: 2ⁿ states; mod-N: smallest n with 2ⁿ ≥ N; fout = fclk/N
Ripple counter
fmax = 1/(n·tpd)
Ring and Johnson counters
n and 2n states

Method

  1. For a circuit, work from the inputs to the output one gate at a time and write the value on every wire, or write its expression and fill in the truth table.
  2. For simplification, put the 1s (and the don’t-cares as X) into a Karnaugh map with Gray-code rows and columns: 00, 01, 11, 10.
  3. Cover the 1s with as few and as large groups of 1, 2, 4, 8 or 16 cells as possible, wrapping round the edges; each group is one product term made of the variables that stay constant. Group the 0s for the POS form.
  4. For flip-flops and counters, read the inputs at each active clock edge, write the state after every edge, and remember that an n-bit counter wraps round after 2ⁿ states.

2Practice problems

1.Diodes & transistorsMedium
+−24 V470 Ω5.1 V470 ΩIZ​ = ?

A 5.1 V Zener regulator is fed from 24 V through 470 Ω and supplies a 470 Ω load. Find the Zener current IZ.

Vin = 24 VVZ = 5.1 VR = 470 ΩRL = 470 Ω
IZ = mA
2.Diodes & transistorsHard
RC​ = 150 Ωβ = 100VCC​ = 12 V3.3 VRB​ = ?

An NPN transistor with β = 100 switches a 150 Ω load resistor connected between VCC = 12 V and its collector. The emitter is grounded. The base is driven from a 3.3 V logic output through a base resistor RB. Take VBE = 0.7 V and VCE(sat) = 0.2 V. Find the largest base resistor RB, in kΩ, that still drives the transistor just into saturation.

VCC = 12 VRC = 150 Ωβ = 100Vin = 3.3 VVBE = 0.7 VVCE(sat) = 0.2 V
RB = kΩ
3.Op-amp circuitsMedium
−+Vout​Rf​ = ?R1​ = 10 kΩVin​

Choose the feedback resistor Rf that gives this non-inverting amplifier a voltage gain of 51.

R1 = 10 kΩAv = 51
Rf = kΩ
4.Op-amp circuitsHard
−+Vout​Rf​ = 1 kΩV1​ = 1.8 VR1​ = 4.7 kΩV2​ = 0.7 VR2​ = 1 kΩ

The summing amplifier uses an ideal op-amp with ±15 V supplies. Find the output voltage Vout.

V1 = 1.8 VV2 = 0.7 VR1 = 4.7 kΩR2 = 1 kΩRf = 1 kΩ
Vout = V
5.RC & RL transientsMedium
+−Vs​15 Vt = 0R = 20 ΩL68 mHi(t)

The inductor carries no current before the switch closes at t = 0. Find the energy W(∞) stored in the inductor once the circuit has settled, in mJ.

Vs = 15 VR = 20 ΩL = 68 mH
W(∞) = mJ
6.RC & RL transientsHard
+−Vs​12 Vt = 0R = 1 kΩC10 µF+−vC​vC​(0) = 3 V

Just before the switch closes at t = 0, the capacitor holds 3 V with the polarity shown. Find the capacitor voltage vC at t = 20 ms.

Vs = 12 VR = 1 kΩC = 10 µFvC(0) = 3 Vt = 20 ms
vC = V
7.Series & parallel resistorsMedium
R1​ = 6 ΩR3​ = 3 Ω+−V1​10 VR2​5 ΩAR4​8 ΩB

Find the equivalent resistance Req seen by the source V1.

V1 = 10 VR1 = 6 ΩR2 = 5 ΩR3 = 3 ΩR4 = 8 Ω
Req = Ω
8.Series & parallel resistorsHard
R1​ = 12 ΩR3​ = 12 ΩR5​ = 2 Ω+−V1​5 VR2​6 ΩAR4​12 ΩBR6​20 Ω

Find the equivalent resistance Req seen by the source V1.

V1 = 5 VR1 = 12 ΩR2 = 6 ΩR3 = 12 ΩR4 = 12 ΩR5 = 2 ΩR6 = 20 Ω
Req = Ω
9.DC-DC convertersMedium
+−36 VSL = ?CR+−10.8 V

An ideal buck converter turns 36 V into 10.8 V at a switching frequency of 50 kHz. Find the inductance L that keeps the peak-to-peak inductor ripple current at 0.6 A.

Vin​ = 36 VVo​ = 10.8 Vf = 50 kHzΔIL = 0.6 A
L = µH
10.DC-DC convertersHard
+−48 VSL = 47 µHC = ?R+−33.6 V

A buck converter turns 48 V into 33.6 V at 20 kHz with L = 47 µH. Find the output capacitance C that limits the peak-to-peak output ripple to 5 mV.

Vin​ = 48 VVo​ = 33.6 Vf = 20 kHzL = 47 µHΔVo = 5 mV
C = µF
11.Wheatstone bridge & strain gaugesMedium
+−12 VR1​ = 100 ΩR2​ = 300 ΩR3​ = 600 ΩR4​ = 60 ΩabGRg​ = 50 Ω

A galvanometer with a resistance of 50 Ω is connected between a and b of the bridge shown (Vs = 12 V). Find the galvanometer current Ig from a to b, in µA.

Vs = 12 VR1 = 100 ΩR2 = 300 ΩR3 = 600 ΩR4 = 60 ΩRg = 50 Ω
Ig = µA
12.Wheatstone bridge & strain gaugesHard
+−5 V120 Ω120 Ω + ΔR120 Ω120 Ωab+−Vo​

A quarter bridge (one active gauge, GF = 2) is excited with 5 V. The largest strain to be measured is 250 µε, and it must give 10 V at the input of an analogue-to-digital converter. Find the amplifier gain G.

Vs = 5 VGF = 2εmax = 250 µεVFS = 10 V
G =
13.Digital logic: gates, K-maps & flip-flopsMedium
ABC00011110010011031214050706

Use the Karnaugh map to find the minimal sum-of-products (SOP) form of F(A, B, C) = Σm(1, 2, 4). How many literals L does it contain in total (a primed variable counts as one literal)?

F(A, B, C) = Σm(1, 2, 4)
L =
14.Digital logic: gates, K-maps & flip-flopsHard
ABCD0001111000011110101113120415X706012013X1501408X9111110

Find the minimal SOP form of F(A, B, C, D) = Σm(0, 1, 2, 3, 5, 10, 11) + d(7, 9, 15), where d marks the don't-care conditions. How many product terms N does it have?

F(A, B, C, D) = Σm(0, 1, 2, 3, 5, 10, 11) + d(7, 9, 15)
N =

3Solutions

1.Diodes & transistors

Answer: IZ = 29.36 mA

Zener regulator: a reverse-biased Zener diode holds its voltage VZ while its current stays above a minimum IZ,min. The series resistor R takes the difference between input and output: IR = (Vin − VZ)/R. That current splits between the load, IL = VZ/RL, and the Zener: IZ = IR − IL. Design for the worst cases: the lowest input with the largest load must still leave IZ,min, and the highest input with no load gives the largest Zener power PZ = VZ·IZ.

Resistor current

IR = 18.9/470 = 40.21 mA

Load current

IL = 5.1/470 = 10.85 mA

Zener current

IZ = 40.21 − 10.85 = 29.36 mA

Answer

IZ = 29.36 mA
2.Diodes & transistors

Answer: RB = 3.305 kΩ

BJT as a switch: to switch a load fully on, the transistor is driven into saturation, where VCE = VCE(sat) and the collector current is set by the load: IC(sat) = (VCC − VCE(sat))/RC. Saturation needs at least IB = IC(sat)/β. If the base current is smaller, the transistor stays active and IC = β·IB.

Collector current in saturation

IC(sat) = (12 − 0.2)/150 = 78.67 mA

Minimum base current

IB(min) = IC(sat)/β = 78.67/100 = 786.7 µA

Base resistor

RB = (3.3 − 0.7)/IB = 2.6 V/0.7867 mA = 3.305 kΩ

Answer

RB = 3.305 kΩ

Any smaller base resistor also saturates the transistor; in practice you pick one a few times smaller.

3.Op-amp circuits

Answer: Rf = 500 kΩ

Ideal op-amp rules: with negative feedback, the op-amp drives its output so that its two inputs sit at the same voltage (V₋ = V₊), and no current flows into either input. Writing KCL at the inverting input with these two facts gives the output.

Gain of a non-inverting amplifier

V₋ = V₊ = Vin, and the current through R₁ also flows through Rf, so Vout = Vin·(1 + Rf/R₁).

Av = 1 + Rf/R1
Rf = (51 − 1)·10 = 500 kΩ

Answer

Rf = 500 kΩ
4.Op-amp circuits

Answer: Vout = −1.083 V

Ideal op-amp rules: with negative feedback, the op-amp drives its output so that its two inputs sit at the same voltage (V₋ = V₊), and no current flows into either input. Writing KCL at the inverting input with these two facts gives the output.

Input currents

V₋ = 0, so each input resistor has its full input voltage across it.

I1 = V1/R1 = 1.8/4.7 = 0.383 mA
I2 = V2/R2 = 0.7/1 = 0.7 mA
If = I1 + I2 = 1.083 mA

Output voltage

Vout = −Rf·If = −1·1.083 = −1.083 V

Answer

Vout = −1.083 V
5.RC & RL transients

Answer: W(∞) = 19.13 mJ

First-order transients: in a circuit with one capacitor or one inductor, every voltage and current moves exponentially from its initial value to its final value: x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ, with τ = RC or τ = L/R. After about 5τ the circuit has settled.

Time constant and final current

Long after the switch closes the inductor behaves like a short circuit, so the final current is set by R alone.

τ = L/R = 68 mH / 20 Ω = 3.4 ms
i(∞) = Vs/R = 15/20 = 0.75 A

Stored energy

W(∞) = ½·L·i(∞)² = ½·68·0.75² = 19.13 mJ

Answer

W(∞) = 19.13 mJ
6.RC & RL transients

Answer: vC = 10.78 V

First-order transients: in a circuit with one capacitor or one inductor, every voltage and current moves exponentially from its initial value to its final value: x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ, with τ = RC or τ = L/R. After about 5τ the circuit has settled.

Initial value, final value, time constant

The capacitor voltage cannot jump, so it starts at its stored value and heads for the source voltage.

vC(0) = 3 V, vC(∞) = Vs = 12 V
τ = R·C = 1 kΩ · 10 µF = 10 ms
vC(t) = 12 + (3 − 12)·e−t/τ

Voltage at the given time

vC(20) = 12 + (−9)·e−20/10 = 10.78 V

Answer

vC = 10.78 V
7.Series & parallel resistors

Answer: Req = 9.438 Ω

Series and parallel resistors: in series the same current flows through each resistor and R = R₁ + R₂ + …. In parallel each resistor has the same voltage and 1/R = 1/R₁ + 1/R₂ + …. A ladder network is reduced one pair at a time until a single equivalent resistance remains.

R1​ = 6 ΩR3​ = 3 Ω+−V1​10 VR2​5 ΩAR4​8 ΩB

Combine resistors from the far end

Start at the end farthest from the source and work back towards it. Resistors carrying the same current are in series; resistors across the same two nodes are in parallel.

R3 + R4 = 3 + 8 = 11 Ω
R2 ∥ 11 = 5·11/(5+11) = 3.438 Ω
Req = R1 + 3.438 = 6 + 3.438 = 9.438 Ω

Answer

Req = 9.438 Ω
8.Series & parallel resistors

Answer: Req = 16.6 Ω

Series and parallel resistors: in series the same current flows through each resistor and R = R₁ + R₂ + …. In parallel each resistor has the same voltage and 1/R = 1/R₁ + 1/R₂ + …. A ladder network is reduced one pair at a time until a single equivalent resistance remains.

R1​ = 12 ΩR3​ = 12 ΩR5​ = 2 Ω+−V1​5 VR2​6 ΩAR4​12 ΩBR6​20 Ω

Combine resistors from the far end

Start at the end farthest from the source and work back towards it. Resistors carrying the same current are in series; resistors across the same two nodes are in parallel.

R5 + R6 = 2 + 20 = 22 Ω
R4 ∥ 22 = 7.765 Ω
R3 + 7.765 = 19.76 Ω
R2 ∥ 19.76 = 4.603 Ω
Req = R1 + 4.603 = 12 + 4.603 = 16.6 Ω

Answer

Req = 16.6 Ω
9.DC-DC converters

Answer: L = 252 µH

DC-DC converters: a switch S turns on for the fraction D of each period T = 1/f. In steady state the average inductor voltage is zero (volt-second balance), which gives the ideal conversion ratios in continuous conduction: buck Vo = D·Vin, boost Vo = Vin/(1 − D), inverting buck-boost |Vo| = Vin·D/(1 − D). An ideal converter keeps the power: Vin·Iin = Vo·Io. While S is on the inductor current rises by ΔIL = VL·D·T/L, with VL = Vin − Vo for the buck and Vin for the boost and buck-boost. The output ripple is ΔVo = ΔIL/(8fC) for the buck and Io·D/(fC) for the boost and buck-boost. The inductor current just touches zero (the CCM boundary) when the average inductor current equals ΔIL/2.

Duty cycle

D = 10.8/36 = 0.3

Inductance

L = 25.2·0.3/(0.6·50·10³) = 252 µH

Answer

L = 252 µH
10.DC-DC converters

Answer: C = 13404 µF

DC-DC converters: a switch S turns on for the fraction D of each period T = 1/f. In steady state the average inductor voltage is zero (volt-second balance), which gives the ideal conversion ratios in continuous conduction: buck Vo = D·Vin, boost Vo = Vin/(1 − D), inverting buck-boost |Vo| = Vin·D/(1 − D). An ideal converter keeps the power: Vin·Iin = Vo·Io. While S is on the inductor current rises by ΔIL = VL·D·T/L, with VL = Vin − Vo for the buck and Vin for the boost and buck-boost. The output ripple is ΔVo = ΔIL/(8fC) for the buck and Io·D/(fC) for the boost and buck-boost. The inductor current just touches zero (the CCM boundary) when the average inductor current equals ΔIL/2.

Duty cycle

D = 33.6/48 = 0.7

Inductor ripple current

ΔIL = (48 − 33.6)·0.7/(47·10⁻⁶·20·10³) = 10.72 A

Capacitance

C = 10.72/(8·20·10³·5·10⁻³) = 13404 µF

Answer

C = 13404 µF
11.Wheatstone bridge & strain gauges

Answer: Ig = 44051 µA

Wheatstone bridge: two voltage dividers share one supply Vs. The left divider R1–R2 gives Va = Vs·R2/(R1 + R2) and the right divider R3–R4 gives Vb = Vs·R4/(R3 + R4); the output is Vab = Va − Vb. The bridge is balanced (Vab = 0, no current in the meter) when R1/R2 = R3/R4, that is R1·R4 = R2·R3. Seen from the output, the bridge is a Thévenin source with Rth = R1∥R2 + R3∥R4.

Thévenin voltage

Vth = 12·(300/400 − 60/660) = 7.909 V

Thévenin resistance

Rth = R₁∥R₂ + R₃∥R₄ = 129.5 Ω

Galvanometer current

Ig = 7.909/(129.5 + 50) = 44051 µA

Answer

Ig = 44051 µA
12.Wheatstone bridge & strain gauges

Answer: G = 16000

Strain gauges: a gauge changes its resistance with strain: ΔR/R = GF·ε, where the gauge factor GF is about 2 for metal foil. In a bridge with all arms equal to R, one active gauge (quarter bridge) gives Vo ≈ Vs·GF·ε/4. Two active gauges with opposite strains in adjacent arms (half bridge) give Vs·GF·ε/2, and four (full bridge) give Vs·GF·ε. Stress follows from Hooke’s law, σ = E·ε. Load cells state their sensitivity in mV/V: the output at full load per volt of excitation.

Bridge output at full scale

Vo = 0.625 mV

Gain

G = 10/0.000625 = 16000

Answer

G = 16000
13.Digital logic: gates, K-maps & flip-flops

Answer: L = 9

Karnaugh maps: the cells are ordered in Gray code (00, 01, 11, 10), so neighbouring cells, including the ones across the edges, differ in exactly one variable. Group the 1s in rectangles of 1, 2, 4, 8 or 16 cells, as large as possible and as few as possible, until every 1 is covered. Each group is one product term: the variables that stay constant inside it. A group of 2ᵏ cells loses k variables. Don't-cares (X) may be used to make groups bigger but never have to be covered. Grouping the 0s instead gives the minimal POS form.

ABC00011110010011031214050706

Group the 1s

Every group is a rectangle of 2ᵏ cells; edge cells are neighbours of the cells on the opposite edge.

A′B′C
A′BC′
AB′C′

Minimal SOP form

F = A′B′C + A′BC′ + AB′C′
L = 9

Answer

L = 9
14.Digital logic: gates, K-maps & flip-flops

Answer: N = 3

Karnaugh maps: the cells are ordered in Gray code (00, 01, 11, 10), so neighbouring cells, including the ones across the edges, differ in exactly one variable. Group the 1s in rectangles of 1, 2, 4, 8 or 16 cells, as large as possible and as few as possible, until every 1 is covered. Each group is one product term: the variables that stay constant inside it. A group of 2ᵏ cells loses k variables. Don't-cares (X) may be used to make groups bigger but never have to be covered. Grouping the 0s instead gives the minimal POS form.

Prime implicants

The largest groups that can be formed from 1s and Xs.

CD, B′D, B′C, A′D, A′B′
ABCD0001111000011110101113120415X706012013X1501408X9111110

Minimal cover

F = B′C + A′D + A′B′
N = 3

Answer

N = 3

ExamProblems · examproblems.com/courses/electronics-1