Digital logic: gates, K-maps & flip-flops worksheet with answers
Free printable Digital logic: gates, K-maps & flip-flops worksheet: 6 problems from easy to exam level, with an answer key. Print it or save it as a PDF.
For teachers: free to print, copy and use in class. Every new worksheet has new values and its own answer key. A link to ExamProblems on your course page is appreciated.
Name: ____________________ Date: ____________
1.Easy
Click the cell of the 4-variable Karnaugh map that belongs to minterm m6 (variables A, B, C, D with A the most significant bit).
m6
1AB = 00, CD = 00
2AB = 00, CD = 01
3AB = 00, CD = 11
4AB = 00, CD = 10
5AB = 01, CD = 00
6AB = 01, CD = 01
7AB = 01, CD = 11
8AB = 01, CD = 10
9AB = 11, CD = 00
10AB = 11, CD = 01
11AB = 11, CD = 11
12AB = 11, CD = 10
13AB = 10, CD = 00
14AB = 10, CD = 01
15AB = 10, CD = 11
16AB = 10, CD = 10
2.Easy
NAND and NOR are universal gates: any logic function can be built from one of them alone. What is the minimum number N of 2-input NAND gates needed to build the NOR function shown?
F = (A + B)′
N =
3.Medium
Simplify F = A′BC′ + AB′C + ABC′ to its minimal sum-of-products form. How many literals L does the simplified expression contain?
F = A′BC′ + AB′C + ABC′
L =
4.Medium
A 4-to-1 multiplexer has its select inputs S₁ = A and S₀ = B, and its data inputs tied to I₀ = C, I₁ = 1, I₂ = C′, I₃ = C′. For how many of the 8 combinations of A, B and C is the output F = 1? Find N.
I₀ = CI₁ = 1I₂ = C′I₃ = C′
N =
5.Hard
An 8-bit ripple (asynchronous) counter is built from flip-flops with a propagation delay of 5 ns each. All outputs must have settled before the next clock edge. Find the maximum clock frequency fmax.
n = 8tpd = 5 ns
fmax = MHz
6.Hard
A positive-edge-triggered T flip-flop starts with Q = 0 and receives the inputs shown at 7 rising clock edges. How many times N does Q change state?
Q₀ = 0T
N =
Answer key
1. AB = 01, CD = 10
2. N = 4
3. L = 5
4. N = 5
5. fmax = 25 MHz
6. N = 5
Full step-by-step solutions: practise this topic on examproblems.com.