Electronics 1: cram pack

Formula sheets, the key method steps for every topic and 14 practice problems, with full solutions at the back.

New problemsBack to the course

In the print window, choose “Save as PDF” to keep a copy on your device.

1Formulas and methods

Diodes & transistors

Diode (constant drop)
VD = 0.7 V when conducting
Active region
VBE = 0.7 V, IC = β·IB, IE = (β + 1)·IB
Fixed bias
IB = (VCC − 0.7)/RB
Divider bias
IB = (VTH − 0.7)/(RTH + (β + 1)RE)
Thévenin of the divider
VTH = VCC·R2/(R1 + R2), RTH = R1∥R2
Collector loop
VCE = VCC − ICRC − IERE
Saturation
IC(sat) = (VCC − VCE(sat))/RC, IB ≥ IC(sat)/β

Op-amp circuits

Inverting amplifier
Vout = −(Rf/Rin)·Vin
Non-inverting amplifier
Vout = (1 + Rf/R1)·Vin
Summing amplifier
Vout = −Rf(V1/R1 + V2/R2)
Ideal op-amp
V+ = V−, Iin = 0

RC & RL transients

Time constant
τ = RC | τ = L/R
Response
x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ
Capacitor at DC
open circuit; vC cannot jump
Inductor at DC
short circuit; iL cannot jump
Settled
t ≈ 5τ

Method

  1. Find the initial value just after switching: a capacitor voltage and an inductor current cannot jump.
  2. Find the final value long after switching: a capacitor acts as an open circuit, an inductor as a short circuit.
  3. Find the time constant: τ = RC or τ = L/R, using the resistance seen by the capacitor or inductor.
  4. Use x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ.

Series & parallel resistors

Resistors in series
Req = R1 + R2 + …
Resistors in parallel
1/Req = 1/R1 + 1/R2 + …
Two in parallel
Req = R1R2 / (R1 + R2)
Ohm's law
V = I·R
Power
P = V·I = I²R = V²/R

Method

  1. Start at the end of the network furthest from the terminals.
  2. Combine resistors in series by adding them, and resistors in parallel with 1/R = 1/R₁ + 1/R₂ + …
  3. Redraw the circuit after each step.
  4. Repeat until one resistor is left between the terminals.

DC-DC converters

Buck
Vo = D·Vin
Boost
Vo = Vin/(1 − D)
Inverting buck-boost
|Vo| = Vin·D/(1 − D)
Ideal power balance
VinIin = VoIo
Inductor ripple
ΔIL = VL,on·D/(L·f); buck Vin − Vo, boost and buck-boost Vin
Average inductor current
buck Io; boost and buck-boost Io/(1 − D)
Output ripple
buck ΔIL/(8fC); boost and buck-boost Io·D/(fC)
CCM boundary
buck (1 − D)R/(2f); boost D(1 − D)²R/(2f); buck-boost (1 − D)²R/(2f)

Method

  1. Identify the converter (buck, boost or buck-boost) and the duty cycle D from the voltage ratio.
  2. Use volt-second balance on the inductor: the average inductor voltage over a period is zero.
  3. Find the inductor voltage while the switch is on, then ΔIL = VL·D/(L·f).
  4. For the output ripple, find the charge that flows in and out of the capacitor; for the CCM boundary, set the average inductor current equal to ΔIL/2.

Wheatstone bridge & strain gauges

Divider voltages
Va = VsR2/(R1 + R2), Vb = VsR4/(R3 + R4)
Output
Vab = Va − Vb
Balance
R1/R2 = R3/R4
Slide-wire bridge
R/Rx = l/(100 − l)
Thévenin resistance
Rth = R1∥R2 + R3∥R4
Gauge factor
ΔR/R = GF·ε
Bridge output
quarter Vs·GF·ε/4, half Vs·GF·ε/2, full Vs·GF·ε
Small change, one arm
Vab ≈ Vs·ΔR/(4R)
Stress
σ = E·ε

Method

  1. Treat the bridge as two voltage dividers across the same supply.
  2. For balance, set R₁/R₂ = R₃/R₄ and solve for the unknown resistor.
  3. For an unbalanced bridge, find Va and Vb from the dividers and subtract; use the Thévenin equivalent when a meter loads the output.
  4. For strain gauges, convert strain to ΔR/R = GF·ε and use Vs·GF·ε/4, /2 or ×1 for a quarter, half or full bridge.

Digital logic: gates, K-maps & flip-flops

Basic gates
A·B, A + B, A′, (A·B)′, (A + B)′, A ⊕ B
Boolean rules
X + X′ = 1, X·X′ = 0, X + XY = X, XY + XY′ = X
De Morgan
(X·Y)′ = X′ + Y′, (X + Y)′ = X′·Y′
Karnaugh map order
00, 01, 11, 10 (Gray code)
Group of 2ᵏ cells
loses k variables
4-to-1 multiplexer
F = A′B′I0 + A′BI1 + AB′I2 + ABI3
Flip-flops
D: Q⁺ = D, T: Q⁺ = T ⊕ Q, JK: Q⁺ = JQ′ + K′Q
Counters
n-bit: 2ⁿ states; mod-N: smallest n with 2ⁿ ≥ N; fout = fclk/N
Ripple counter
fmax = 1/(n·tpd)
Ring and Johnson counters
n and 2n states

Method

  1. For a circuit, work from the inputs to the output one gate at a time and write the value on every wire, or write its expression and fill in the truth table.
  2. For simplification, put the 1s (and the don’t-cares as X) into a Karnaugh map with Gray-code rows and columns: 00, 01, 11, 10.
  3. Cover the 1s with as few and as large groups of 1, 2, 4, 8 or 16 cells as possible, wrapping round the edges; each group is one product term made of the variables that stay constant. Group the 0s for the POS form.
  4. For flip-flops and counters, read the inputs at each active clock edge, write the state after every edge, and remember that an n-bit counter wraps round after 2ⁿ states.

2Practice problems

1.Diodes & transistorsMedium
RC​ = 1 kΩβ = 75IC​ = ?VCC​ = 9 VRB​ = 470 kΩ

An NPN transistor with β = 75 is biased by a base resistor RB = 470 kΩ from the supply VCC = 9 V. The collector resistor is RC = 1 kΩ and the emitter is grounded. Take VBE = 0.7 V and assume the transistor is in the active region. Find the collector current IC in mA.

VCC = 9 VRB = 470 kΩRC = 1 kΩβ = 75VBE = 0.7 V
IC = mA
2.Diodes & transistorsHard
V (V)I (mA)0.6566Q = ?

A diode is modelled as 0.65 V in series with 10 Ω (it conducts above 0.65 V). It is in series with a 1000 Ω resistor across a 6 V supply. Find the operating current ID where the diode line meets the load line.

Vs = 6 VR = 1000 ΩV0 = 0.65 Vrd = 10 Ω
ID = mA
3.Op-amp circuitsMedium
−+Vout​R2​ = 47 kΩV1​ = −2.4 VR1​ = 22 kΩV2​ = 1.2 VR3​ = 22 kΩR4​ = 47 kΩ

The difference amplifier uses an ideal op-amp with ±15 V supplies, with R3 = R1 and R4 = R2. Find the voltage V− at the inverting input.

V1 = −2.4 VV2 = 1.2 VR1 = R3 = 22 kΩR2 = R4 = 47 kΩ
V− = V
4.Op-amp circuitsHard
Vin​V1​Vout​stage 1: invertingR1​ = 47 kΩRf1​ = 47 kΩstage 2: non-invertingR2​ = 1 kΩRf2​ = 1 kΩ

Two ideal op-amp stages are connected in cascade: an inverting amplifier (R1, Rf1) followed by a non-inverting amplifier (R2 to ground, Rf2 in the feedback). Both run from ±15 V supplies. The input is Vin = 0.7 V. Find the output voltage Vout.

R1 = 47 kΩRf1 = 47 kΩR2 = 1 kΩRf2 = 1 kΩVin = 0.7 V
Vout = V
5.RC & RL transientsMedium
+−Vs​6 Vt = 0R1​ = 10 kΩR2​ = 1 kΩC100 µF+−vC​

The source Vₛ charges the capacitor through R₁, and R₂ is connected in parallel with C. The capacitor is uncharged when the switch closes at t = 0. Find the capacitor voltage vC at t = 100 ms.

Vs = 6 VR1 = 10 kΩR2 = 1 kΩC = 100 µFt = 100 ms
vC = V
6.RC & RL transientsHard
+−Vs​15 Vt = 0R = ?C47 µF+−vC​

A timer starts charging an uncharged capacitor through a resistor from a 15 V supply at t = 0. It must trigger when the capacitor voltage reaches 12 V, exactly 200 ms after the start. With C = 47 µF, find the resistance R needed.

Vs = 15 VVth = 12 VT = 200 msC = 47 µF
R = kΩ
7.Series & parallel resistorsMedium
R1​ = 10 ΩR3​ = 12 Ω+−V1​9 VR2​4 ΩAR4​4 ΩB

Find the equivalent resistance Req seen by the source V1.

V1 = 9 VR1 = 10 ΩR2 = 4 ΩR3 = 12 ΩR4 = 4 Ω
Req = Ω
8.Series & parallel resistorsHard
R1​ = 3 ΩR3​ = 2 ΩR5​ = 6 Ω+−V1​6 VR2​8 ΩAR4​15 ΩBR6​15 Ω

Find the equivalent resistance Req seen by the source V1.

V1 = 6 VR1 = 3 ΩR2 = 8 ΩR3 = 2 ΩR4 = 15 ΩR5 = 6 ΩR6 = 15 Ω
Req = Ω
9.DC-DC convertersMedium
tiL​Imax​ = ?Imin​Io​DTT2T

A buck converter turns 36 V into 18 V for a 2 Ω load. It switches at 20 kHz with L = 220 µH. Find the peak inductor current Imax.

Vin​ = 36 VVo​ = 18 Vf = 20 kHzL = 220 µHR = 2 Ω
Imax = A
10.DC-DC convertersHard
tiL​Imax​IL​DTT2T

An ideal boost converter turns 9 V into 15 V for a 50 Ω load at 40 kHz. Find the smallest inductance Lcrit for continuous conduction.

Vin​ = 9 VVo​ = 15 Vf = 40 kHzR = 50 Ω
Lcrit = µH
11.Wheatstone bridge & strain gaugesMedium
+−12 V120 Ω120 Ω + ΔR120 Ω120 Ωab+−Vab​ = ?

A bridge has four 120 Ω arms and Vs = 12 V. The sensor R₂ increases by ΔR = 18 Ω. Find the exact output Vab in mV.

Vs = 12 VR = 120 ΩΔR = 18 Ω
Vab = mV
12.Wheatstone bridge & strain gaugesHard
+−10 V120 Ω120 Ω + ΔR120 Ω120 Ωab+−Vo​

A quarter bridge (one active gauge, GF = 2) is excited with 10 V. The largest strain to be measured is 200 µε, and it must give 2.5 V at the input of an analogue-to-digital converter. Find the amplifier gain G.

Vs = 10 VGF = 2εmax = 200 µεVFS = 2.5 V
G =
13.Digital logic: gates, K-maps & flip-flopsMedium
ABCD000111100001111000111312040517061121130151140809011010

Use the Karnaugh map to find the minimal sum-of-products (SOP) form of F(A, B, C, D) = Σm(1, 2, 3, 7, 12, 13, 14). How many literals L does it contain in total (a primed variable counts as one literal)?

F(A, B, C, D) = Σm(1, 2, 3, 7, 12, 13, 14)
L =
14.Digital logic: gates, K-maps & flip-flopsHard
ABCD00011110000111101001030214051706112X13015014X819011X10

Find the minimal SOP form of F(A, B, C, D) = Σm(0, 4, 7, 9, 12) + d(8, 10, 13), where d marks the don't-care conditions. How many product terms N does it have?

F(A, B, C, D) = Σm(0, 4, 7, 9, 12) + d(8, 10, 13)
N =

3Solutions

1.Diodes & transistors

Answer: IC = 1.324 mA

BJT bias point: in the active region VBE = 0.7 V, IC = β·IB and IE = (β + 1)·IB. Find IB from the base loop with KVL, then IC, then VCE from the collector–emitter loop. A voltage divider at the base is replaced by its Thévenin equivalent VTH = VCC·R₂/(R₁ + R₂), RTH = R₁∥R₂; an emitter resistor appears (β + 1) times larger in the base loop.

Base current

IB = (VCC − VBE)/RB = (9 − 0.7)/470 kΩ = 17.66 µA

Collector current

IC = β·IB = 75·17.66 µA = 1.324 mA

Answer

IC = 1.324 mA

Check: VCE = 7.676 V is well above 0.2 V, so the transistor is indeed active.

2.Diodes & transistors

Answer: ID = 5.297 mA

LED and diode circuits: a forward-biased LED drops roughly its forward voltage VF (about 2 V for red, 3 V for blue or white), whatever the current. A series resistor sets the current: R = (Vs − n·VF)/I for n LEDs in series. With a more exact diode model V = V₀ + I·rd, the operating point is where the diode line meets the load line I = (Vs − V)/R, so I = (Vs − V₀)/(R + rd).

Combine the two equations

6 = 0.65 + I·(1000 + 10)

Operating current

ID = 5.35/1010 = 5.297 mA
VD = 0.65 + 0.005297·10 = 0.703 V

Answer

ID = 5.297 mA
3.Op-amp circuits

Answer: V− = 0.8174 V

Ideal op-amp rules: with negative feedback, the op-amp drives its output so that its two inputs sit at the same voltage (V₋ = V₊), and no current flows into either input. Writing KCL at the inverting input with these two facts gives the output.

Voltage at the inputs

R₃ and R₄ carry the same current, so they form a voltage divider; feedback makes V₋ = V₊.

V₊ = V2·R4/(R3 + R4) = 1.2·47/(22 + 47) = 0.8174 V
V₋ = V₊

Answer

V− = 0.8174 V
4.Op-amp circuits

Answer: Vout = −1.4 V

Ideal op-amp rules: with negative feedback, the op-amp drives its output so that its two inputs sit at the same voltage (V₋ = V₊), and no current flows into either input. Writing KCL at the inverting input with these two facts gives the output.

Gain of each stage

A1 = −Rf1/R1 = −47/47 = −1
A2 = 1 + Rf2/R2 = 1 + 1/1 = 2

Stage by stage

V1 = −1·0.7 = −0.7 V
Vout = 2·(−0.7) = −1.4 V

Answer

Vout = −1.4 V
5.RC & RL transients

Answer: vC = 0.3639 V

First-order transients: in a circuit with one capacitor or one inductor, every voltage and current moves exponentially from its initial value to its final value: x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ, with τ = RC or τ = L/R. After about 5τ the circuit has settled.

Thévenin equivalent seen by the capacitor

Short the source to find Rth; open the capacitor to find the voltage it will settle at.

Rth = R1 ∥ R2 = 10·1/(10 + 1) = 0.9091 kΩ
vC(∞) = 6·1/(10 + 1) = 0.5455 V

Time constant

τ = Rth·C = 0.9091·100 = 90.91 ms

Charging curve

vC(t) = 0.5455·(1 − e−100/90.91) = 0.3639 V

Answer

vC = 0.3639 V
6.RC & RL transients

Answer: R = 2.644 kΩ

First-order transients: in a circuit with one capacitor or one inductor, every voltage and current moves exponentially from its initial value to its final value: x(t) = x(∞) + [x(0) − x(∞)]·e−t/τ, with τ = RC or τ = L/R. After about 5τ the circuit has settled.

Required time constant

12 = 15·(1 − e−200/τ) → τ = 200/ln(15/(15 − 12))
τ = 200/1.609 = 124.3 ms

Resistance

kΩ times µF gives milliseconds.

R = τ/C = 124.3/47 = 2.644 kΩ

Answer

R = 2.644 kΩ
7.Series & parallel resistors

Answer: Req = 13.2 Ω

Series and parallel resistors: in series the same current flows through each resistor and R = R₁ + R₂ + …. In parallel each resistor has the same voltage and 1/R = 1/R₁ + 1/R₂ + …. A ladder network is reduced one pair at a time until a single equivalent resistance remains.

R1​ = 10 ΩR3​ = 12 Ω+−V1​9 VR2​4 ΩAR4​4 ΩB

Combine resistors from the far end

Start at the end farthest from the source and work back towards it. Resistors carrying the same current are in series; resistors across the same two nodes are in parallel.

R3 + R4 = 12 + 4 = 16 Ω
R2 ∥ 16 = 4·16/(4+16) = 3.2 Ω
Req = R1 + 3.2 = 10 + 3.2 = 13.2 Ω

Answer

Req = 13.2 Ω
8.Series & parallel resistors

Answer: Req = 7.587 Ω

Series and parallel resistors: in series the same current flows through each resistor and R = R₁ + R₂ + …. In parallel each resistor has the same voltage and 1/R = 1/R₁ + 1/R₂ + …. A ladder network is reduced one pair at a time until a single equivalent resistance remains.

R1​ = 3 ΩR3​ = 2 ΩR5​ = 6 Ω+−V1​6 VR2​8 ΩAR4​15 ΩBR6​15 Ω

Combine resistors from the far end

Start at the end farthest from the source and work back towards it. Resistors carrying the same current are in series; resistors across the same two nodes are in parallel.

R5 + R6 = 6 + 15 = 21 Ω
R4 ∥ 21 = 8.75 Ω
R3 + 8.75 = 10.75 Ω
R2 ∥ 10.75 = 4.587 Ω
Req = R1 + 4.587 = 3 + 4.587 = 7.587 Ω

Answer

Req = 7.587 Ω
9.DC-DC converters

Answer: Imax = 10.02 A

DC-DC converters: a switch S turns on for the fraction D of each period T = 1/f. In steady state the average inductor voltage is zero (volt-second balance), which gives the ideal conversion ratios in continuous conduction: buck Vo = D·Vin, boost Vo = Vin/(1 − D), inverting buck-boost |Vo| = Vin·D/(1 − D). An ideal converter keeps the power: Vin·Iin = Vo·Io. While S is on the inductor current rises by ΔIL = VL·D·T/L, with VL = Vin − Vo for the buck and Vin for the boost and buck-boost. The output ripple is ΔVo = ΔIL/(8fC) for the buck and Io·D/(fC) for the boost and buck-boost. The inductor current just touches zero (the CCM boundary) when the average inductor current equals ΔIL/2.

Duty cycle

D = 18/36 = 0.5

Average and ripple current

Io = 18/2 = 9 A
ΔIL = VL·D/(L·f) = 18·0.5/(220·10⁻⁶·20·10³) = 2.045 A

Peak current

Imax = 9 + 2.045/2 = 10.02 A

Answer

Imax = 10.02 A
10.DC-DC converters

Answer: Lcrit = 90 µH

DC-DC converters: a switch S turns on for the fraction D of each period T = 1/f. In steady state the average inductor voltage is zero (volt-second balance), which gives the ideal conversion ratios in continuous conduction: buck Vo = D·Vin, boost Vo = Vin/(1 − D), inverting buck-boost |Vo| = Vin·D/(1 − D). An ideal converter keeps the power: Vin·Iin = Vo·Io. While S is on the inductor current rises by ΔIL = VL·D·T/L, with VL = Vin − Vo for the buck and Vin for the boost and buck-boost. The output ripple is ΔVo = ΔIL/(8fC) for the buck and Io·D/(fC) for the boost and buck-boost. The inductor current just touches zero (the CCM boundary) when the average inductor current equals ΔIL/2.

Duty cycle

D = 1 − 9/15 = 0.4

Boundary condition

Set the average inductor current equal to half the ripple current and solve for L.

Lcrit = D(1 − D)²·R/(2f)

Critical inductance

Lcrit = 0.4(1 − 0.4)²·50/(240·10³) = 90 µH

Answer

Lcrit = 90 µH
11.Wheatstone bridge & strain gauges

Answer: Vab = 418.6 mV

Wheatstone bridge: two voltage dividers share one supply Vs. The left divider R1–R2 gives Va = Vs·R2/(R1 + R2) and the right divider R3–R4 gives Vb = Vs·R4/(R3 + R4); the output is Vab = Va − Vb. The bridge is balanced (Vab = 0, no current in the meter) when R1/R2 = R3/R4, that is R1·R4 = R2·R3. Seen from the output, the bridge is a Thévenin source with Rth = R1∥R2 + R3∥R4.

Node voltages

Va = 12·138/258 = 6.419 V
Vb = 6 V

Output

Vab = 418.6 mV

Answer

Vab = 418.6 mV

The linear estimate Vs·ΔR/(4R) = 450 mV is 7.5 % too high: a quarter bridge is not quite linear.

12.Wheatstone bridge & strain gauges

Answer: G = 2500

Strain gauges: a gauge changes its resistance with strain: ΔR/R = GF·ε, where the gauge factor GF is about 2 for metal foil. In a bridge with all arms equal to R, one active gauge (quarter bridge) gives Vo ≈ Vs·GF·ε/4. Two active gauges with opposite strains in adjacent arms (half bridge) give Vs·GF·ε/2, and four (full bridge) give Vs·GF·ε. Stress follows from Hooke’s law, σ = E·ε. Load cells state their sensitivity in mV/V: the output at full load per volt of excitation.

Bridge output at full scale

Vo = 1 mV

Gain

G = 2.5/0.001 = 2500

Answer

G = 2500
13.Digital logic: gates, K-maps & flip-flops

Answer: L = 15

Karnaugh maps: the cells are ordered in Gray code (00, 01, 11, 10), so neighbouring cells, including the ones across the edges, differ in exactly one variable. Group the 1s in rectangles of 1, 2, 4, 8 or 16 cells, as large as possible and as few as possible, until every 1 is covered. Each group is one product term: the variables that stay constant inside it. A group of 2ᵏ cells loses k variables. Don't-cares (X) may be used to make groups bigger but never have to be covered. Grouping the 0s instead gives the minimal POS form.

ABCD000111100001111000111312040517061121130151140809011010

Group the 1s

Every group is a rectangle of 2ᵏ cells; edge cells are neighbours of the cells on the opposite edge.

A′CD
A′B′D
ABD′
A′B′C
ABC′

Minimal SOP form

F = A′CD + A′B′D + ABD′ + A′B′C + ABC′
L = 15

Answer

L = 15
14.Digital logic: gates, K-maps & flip-flops

Answer: N = 3

Karnaugh maps: the cells are ordered in Gray code (00, 01, 11, 10), so neighbouring cells, including the ones across the edges, differ in exactly one variable. Group the 1s in rectangles of 1, 2, 4, 8 or 16 cells, as large as possible and as few as possible, until every 1 is covered. Each group is one product term: the variables that stay constant inside it. A group of 2ᵏ cells loses k variables. Don't-cares (X) may be used to make groups bigger but never have to be covered. Grouping the 0s instead gives the minimal POS form.

Prime implicants

The largest groups that can be formed from 1s and Xs.

C′D′, AC′, A′BCD
ABCD00011110000111101001030214051706112X13015014X819011X10

Minimal cover

F = C′D′ + AC′ + A′BCD
N = 3

Answer

N = 3

ExamProblems · examproblems.com/courses/electronics-1